2 * FreeRTOS Kernel V10.1.0
\r
3 * Copyright (C) 2017 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software.
\r
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
17 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
18 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
19 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
20 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
22 * http://www.FreeRTOS.org
\r
23 * http://aws.amazon.com/freertos
\r
25 * 1 tab == 4 spaces!
\r
28 /* Scheduler include files. */
\r
29 #include "FreeRTOS.h"
\r
33 /* Constants required for interrupt management. */
\r
34 #define tcpCLEAR_VIC_INTERRUPT ( 0 )
\r
35 #define tcpEINT0_VIC_CHANNEL_BIT ( ( unsigned long ) 0x4000 )
\r
37 /* EINT0 interrupt handler. This processes interrupts from the WIZnet device. */
\r
38 void vEINT0_ISR_Wrapper( void ) __attribute__((naked));
\r
40 /* The handler that goes with the EINT0 wrapper. */
\r
41 void vEINT0_ISR_Handler( void );
\r
43 /* Variable is required for its address, but does not otherwise get used. */
\r
44 static long lDummyVariable;
\r
47 * When the WIZnet device asserts an interrupt we send an (empty) message to
\r
48 * the TCP task. This wakes the task so the interrupt can be processed. The
\r
49 * source of the interrupt has to be ascertained by the TCP task as this
\r
50 * requires an I2C transaction which cannot be performed from this ISR.
\r
51 * Note this code predates the introduction of semaphores, a semaphore should
\r
52 * be used in place of the empty queue message.
\r
54 void vEINT0_ISR_Handler( void )
\r
56 extern QueueHandle_t xTCPISRQueue;
\r
57 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
\r
59 /* Just wake the TCP task so it knows an ISR has occurred. */
\r
60 xQueueSendFromISR( xTCPISRQueue, ( void * ) &lDummyVariable, &xHigherPriorityTaskWoken );
\r
62 /* We cannot carry on processing interrupts until the TCP task has
\r
63 processed this one - so for now interrupts are disabled. The TCP task will
\r
65 VICIntEnClear |= tcpEINT0_VIC_CHANNEL_BIT;
\r
67 /* Clear the interrupt bit. */
\r
68 VICVectAddr = tcpCLEAR_VIC_INTERRUPT;
\r
70 if( xHigherPriorityTaskWoken )
\r
72 portYIELD_FROM_ISR();
\r
75 /*-----------------------------------------------------------*/
\r
77 void vEINT0_ISR_Wrapper( void )
\r
79 /* Save the context of the interrupted task. */
\r
82 /* The handler must be a separate function from the wrapper to
\r
83 ensure the correct stack frame is set up. */
\r
84 vEINT0_ISR_Handler();
\r
86 /* Restore the context of whichever task is going to run next. */
\r
87 portRESTORE_CONTEXT();
\r