1 /******************************************************************************
\r
2 Target Script for ATMEL AT91SAM7.
\r
4 Copyright (c) 2004 Rowley Associates Limited.
\r
6 This file may be distributed under the terms of the License Agreement
\r
7 provided with this software.
\r
9 THIS FILE IS PROVIDED AS IS WITH NO WARRANTY OF ANY KIND, INCLUDING THE
\r
10 WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
\r
11 ******************************************************************************/
\r
15 /* Reset and stop target */
\r
16 TargetInterface.pokeWord(0xFFFFFD00, 0xA500000D); // RSTC_CR
\r
17 TargetInterface.waitForDebugState(1000);
\r
18 /* Configure Clock */
\r
19 TargetInterface.pokeWord(0xFFFFFC20, 0x00000601); // CKGR_MOR
\r
20 TargetInterface.delay(10);
\r
21 TargetInterface.pokeWord(0xFFFFFC2C, 0x00191C05); // CKGR_PLLR
\r
22 TargetInterface.delay(10);
\r
23 TargetInterface.pokeWord(0xFFFFFC30, 0x00000007); // CKGR_MCKR
\r
24 TargetInterface.delay(10);
\r
30 /* Remap SRAM to 0x00000000 */
\r
31 TargetInterface.pokeWord(0xFFFFFF00, 1); // MC_RCR
\r
34 function FLASHReset()
\r
38 // Mask All interrupt pAic->AIC_IDCR = 0xFFFFFFFF;
\r
40 TargetInterface.pokeWord(0xffffffff,0xFFFFF124);
\r
41 TargetInterface.pokeWord(0xffffffff,0xFFFFF128);
\r
42 // disable peripheral clock Peripheral Clock Disable Register
\r
43 TargetInterface.pokeWord(0xffffffff,0xFFFFFC14);
\r
45 // #define AT91C_TC0_SR ((AT91_REG *) 0xFFFA0020) // (TC0) Status Register
\r
46 // #define AT91C_TC1_SR ((AT91_REG *) 0xFFFA0060) // (TC1) Status Register
\r
47 // #define AT91C_TC2_SR ((AT91_REG *) 0xFFFA00A0) // (TC2) Status Register
\r
48 TargetInterface.peekWord(0xFFFA0020);
\r
49 TargetInterface.peekWord(0xFFFA0060);
\r
50 TargetInterface.peekWord(0xFFFA00A0);
\r
52 // for (__mac_i=0;__mac_i < 8; __mac_i++)
\r
54 // AT91C_BASE_AIC->AIC_EOICR
\r
55 // __mac_pt = TargetInterface.peekWord(0xFFFFF130);
\r
58 // __message "------------------------------- AIC 2 INIT ---------------------------------------------";
\r