2 FreeRTOS V8.2.1 - Copyright (C) 2015 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 This file is part of the FreeRTOS distribution.
\r
9 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
10 the terms of the GNU General Public License (version 2) as published by the
\r
11 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
13 ***************************************************************************
\r
14 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
15 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
16 >>! obliged to provide the source code for proprietary components !<<
\r
17 >>! outside of the FreeRTOS kernel. !<<
\r
18 ***************************************************************************
\r
20 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
21 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
22 FOR A PARTICULAR PURPOSE. Full license text is available on the following
\r
23 link: http://www.freertos.org/a00114.html
\r
25 ***************************************************************************
\r
27 * FreeRTOS provides completely free yet professionally developed, *
\r
28 * robust, strictly quality controlled, supported, and cross *
\r
29 * platform software that is more than just the market leader, it *
\r
30 * is the industry's de facto standard. *
\r
32 * Help yourself get started quickly while simultaneously helping *
\r
33 * to support the FreeRTOS project by purchasing a FreeRTOS *
\r
34 * tutorial book, reference manual, or both: *
\r
35 * http://www.FreeRTOS.org/Documentation *
\r
37 ***************************************************************************
\r
39 http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading
\r
40 the FAQ page "My application does not run, what could be wrong?". Have you
\r
41 defined configASSERT()?
\r
43 http://www.FreeRTOS.org/support - In return for receiving this top quality
\r
44 embedded software for free we request you assist our global community by
\r
45 participating in the support forum.
\r
47 http://www.FreeRTOS.org/training - Investing in training allows your team to
\r
48 be as productive as possible as early as possible. Now you can receive
\r
49 FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers
\r
50 Ltd, and the world's leading authority on the world's leading RTOS.
\r
52 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
53 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
54 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
56 http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
\r
57 Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.
\r
59 http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High
\r
60 Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
61 licenses offer ticketed support, indemnification and commercial middleware.
\r
63 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
64 engineered and independently SIL3 certified version for use in safety and
\r
65 mission critical applications that require provable dependability.
\r
70 /*-----------------------------------------------------------
\r
71 * Implementation of functions defined in portable.h for the MicroBlaze port.
\r
72 *----------------------------------------------------------*/
\r
75 /* Scheduler includes. */
\r
76 #include "FreeRTOS.h"
\r
79 /* Standard includes. */
\r
82 /* Hardware includes. */
\r
83 #include <xintc_i.h>
\r
84 #include <xil_exception.h>
\r
85 #include <microblaze_exceptions_g.h>
\r
87 /* Tasks are started with a critical section nesting of 0 - however, prior to
\r
88 the scheduler being commenced interrupts should not be enabled, so the critical
\r
89 nesting variable is initialised to a non-zero value. */
\r
90 #define portINITIAL_NESTING_VALUE ( 0xff )
\r
92 /* The bit within the MSR register that enabled/disables interrupts and
\r
93 exceptions respectively. */
\r
94 #define portMSR_IE ( 0x02U )
\r
95 #define portMSR_EE ( 0x100U )
\r
97 /* If the floating point unit is included in the MicroBlaze build, then the
\r
98 FSR register is saved as part of the task context. portINITIAL_FSR is the value
\r
99 given to the FSR register when the initial context is set up for a task being
\r
101 #define portINITIAL_FSR ( 0U )
\r
102 /*-----------------------------------------------------------*/
\r
105 * Initialise the interrupt controller instance.
\r
107 static int32_t prvInitialiseInterruptController( void );
\r
109 /* Ensure the interrupt controller instance variable is initialised before it is
\r
110 * used, and that the initialisation only happens once.
\r
112 static int32_t prvEnsureInterruptControllerIsInitialised( void );
\r
114 /*-----------------------------------------------------------*/
\r
116 /* Counts the nesting depth of calls to portENTER_CRITICAL(). Each task
\r
117 maintains its own count, so this variable is saved as part of the task
\r
119 volatile UBaseType_t uxCriticalNesting = portINITIAL_NESTING_VALUE;
\r
121 /* This port uses a separate stack for interrupts. This prevents the stack of
\r
122 every task needing to be large enough to hold an entire interrupt stack on top
\r
123 of the task stack. */
\r
124 uint32_t *pulISRStack;
\r
126 /* If an interrupt requests a context switch, then ulTaskSwitchRequested will
\r
127 get set to 1. ulTaskSwitchRequested is inspected just before the main interrupt
\r
128 handler exits. If, at that time, ulTaskSwitchRequested is set to 1, the kernel
\r
129 will call vTaskSwitchContext() to ensure the task that runs immediately after
\r
130 the interrupt exists is the highest priority task that is able to run. This is
\r
131 an unusual mechanism, but is used for this port because a single interrupt can
\r
132 cause the servicing of multiple peripherals - and it is inefficient to call
\r
133 vTaskSwitchContext() multiple times as each peripheral is serviced. */
\r
134 volatile uint32_t ulTaskSwitchRequested = 0UL;
\r
136 /* The instance of the interrupt controller used by this port. This is required
\r
137 by the Xilinx library API functions. */
\r
138 static XIntc xInterruptControllerInstance;
\r
140 /*-----------------------------------------------------------*/
\r
143 * Initialise the stack of a task to look exactly as if a call to
\r
144 * portSAVE_CONTEXT had been made.
\r
146 * See the portable.h header file.
\r
148 StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
\r
150 extern void *_SDA2_BASE_, *_SDA_BASE_;
\r
151 const uint32_t ulR2 = ( uint32_t ) &_SDA2_BASE_;
\r
152 const uint32_t ulR13 = ( uint32_t ) &_SDA_BASE_;
\r
154 /* Place a few bytes of known values on the bottom of the stack.
\r
155 This is essential for the Microblaze port and these lines must
\r
157 *pxTopOfStack = ( StackType_t ) 0x00000000;
\r
159 *pxTopOfStack = ( StackType_t ) 0x00000000;
\r
161 *pxTopOfStack = ( StackType_t ) 0x00000000;
\r
164 #if( XPAR_MICROBLAZE_USE_FPU != 0 )
\r
165 /* The FSR value placed in the initial task context is just 0. */
\r
166 *pxTopOfStack = portINITIAL_FSR;
\r
170 /* The MSR value placed in the initial task context should have interrupts
\r
171 disabled. Each task will enable interrupts automatically when it enters
\r
172 the running state for the first time. */
\r
173 *pxTopOfStack = mfmsr() & ~portMSR_IE;
\r
175 #if( MICROBLAZE_EXCEPTIONS_ENABLED == 1 )
\r
177 /* Ensure exceptions are enabled for the task. */
\r
178 *pxTopOfStack |= portMSR_EE;
\r
184 /* First stack an initial value for the critical section nesting. This
\r
185 is initialised to zero. */
\r
186 *pxTopOfStack = ( StackType_t ) 0x00;
\r
188 /* R0 is always zero. */
\r
189 /* R1 is the SP. */
\r
191 /* Place an initial value for all the general purpose registers. */
\r
193 *pxTopOfStack = ( StackType_t ) ulR2; /* R2 - read only small data area. */
\r
195 *pxTopOfStack = ( StackType_t ) 0x03; /* R3 - return values and temporaries. */
\r
197 *pxTopOfStack = ( StackType_t ) 0x04; /* R4 - return values and temporaries. */
\r
199 *pxTopOfStack = ( StackType_t ) pvParameters;/* R5 contains the function call parameters. */
\r
201 #ifdef portPRE_LOAD_STACK_FOR_DEBUGGING
\r
203 *pxTopOfStack = ( StackType_t ) 0x06; /* R6 - other parameters and temporaries. Used as the return address from vPortTaskEntryPoint. */
\r
205 *pxTopOfStack = ( StackType_t ) 0x07; /* R7 - other parameters and temporaries. */
\r
207 *pxTopOfStack = ( StackType_t ) 0x08; /* R8 - other parameters and temporaries. */
\r
209 *pxTopOfStack = ( StackType_t ) 0x09; /* R9 - other parameters and temporaries. */
\r
211 *pxTopOfStack = ( StackType_t ) 0x0a; /* R10 - other parameters and temporaries. */
\r
213 *pxTopOfStack = ( StackType_t ) 0x0b; /* R11 - temporaries. */
\r
215 *pxTopOfStack = ( StackType_t ) 0x0c; /* R12 - temporaries. */
\r
221 *pxTopOfStack = ( StackType_t ) ulR13; /* R13 - read/write small data area. */
\r
223 *pxTopOfStack = ( StackType_t ) pxCode; /* R14 - return address for interrupt. */
\r
225 *pxTopOfStack = ( StackType_t ) NULL; /* R15 - return address for subroutine. */
\r
227 #ifdef portPRE_LOAD_STACK_FOR_DEBUGGING
\r
229 *pxTopOfStack = ( StackType_t ) 0x10; /* R16 - return address for trap (debugger). */
\r
231 *pxTopOfStack = ( StackType_t ) 0x11; /* R17 - return address for exceptions, if configured. */
\r
233 *pxTopOfStack = ( StackType_t ) 0x12; /* R18 - reserved for assembler and compiler temporaries. */
\r
239 *pxTopOfStack = ( StackType_t ) 0x00; /* R19 - must be saved across function calls. Callee-save. Seems to be interpreted as the frame pointer. */
\r
241 #ifdef portPRE_LOAD_STACK_FOR_DEBUGGING
\r
243 *pxTopOfStack = ( StackType_t ) 0x14; /* R20 - reserved for storing a pointer to the Global Offset Table (GOT) in Position Independent Code (PIC). Non-volatile in non-PIC code. Must be saved across function calls. Callee-save. Not used by FreeRTOS. */
\r
245 *pxTopOfStack = ( StackType_t ) 0x15; /* R21 - must be saved across function calls. Callee-save. */
\r
247 *pxTopOfStack = ( StackType_t ) 0x16; /* R22 - must be saved across function calls. Callee-save. */
\r
249 *pxTopOfStack = ( StackType_t ) 0x17; /* R23 - must be saved across function calls. Callee-save. */
\r
251 *pxTopOfStack = ( StackType_t ) 0x18; /* R24 - must be saved across function calls. Callee-save. */
\r
253 *pxTopOfStack = ( StackType_t ) 0x19; /* R25 - must be saved across function calls. Callee-save. */
\r
255 *pxTopOfStack = ( StackType_t ) 0x1a; /* R26 - must be saved across function calls. Callee-save. */
\r
257 *pxTopOfStack = ( StackType_t ) 0x1b; /* R27 - must be saved across function calls. Callee-save. */
\r
259 *pxTopOfStack = ( StackType_t ) 0x1c; /* R28 - must be saved across function calls. Callee-save. */
\r
261 *pxTopOfStack = ( StackType_t ) 0x1d; /* R29 - must be saved across function calls. Callee-save. */
\r
263 *pxTopOfStack = ( StackType_t ) 0x1e; /* R30 - must be saved across function calls. Callee-save. */
\r
265 *pxTopOfStack = ( StackType_t ) 0x1f; /* R31 - must be saved across function calls. Callee-save. */
\r
268 pxTopOfStack -= 13;
\r
271 /* Return a pointer to the top of the stack that has been generated so this
\r
272 can be stored in the task control block for the task. */
\r
273 return pxTopOfStack;
\r
275 /*-----------------------------------------------------------*/
\r
277 BaseType_t xPortStartScheduler( void )
\r
279 extern void ( vPortStartFirstTask )( void );
\r
280 extern uint32_t _stack[];
\r
282 /* Setup the hardware to generate the tick. Interrupts are disabled when
\r
283 this function is called.
\r
285 This port uses an application defined callback function to install the tick
\r
286 interrupt handler because the kernel will run on lots of different
\r
287 MicroBlaze and FPGA configurations - not all of which will have the same
\r
288 timer peripherals defined or available. An example definition of
\r
289 vApplicationSetupTimerInterrupt() is provided in the official demo
\r
290 application that accompanies this port. */
\r
291 vApplicationSetupTimerInterrupt();
\r
293 /* Reuse the stack from main() as the stack for the interrupts/exceptions. */
\r
294 pulISRStack = ( uint32_t * ) _stack;
\r
296 /* Ensure there is enough space for the functions called from the interrupt
\r
297 service routines to write back into the stack frame of the caller. */
\r
300 /* Restore the context of the first task that is going to run. From here
\r
301 on, the created tasks will be executing. */
\r
302 vPortStartFirstTask();
\r
304 /* Should not get here as the tasks are now running! */
\r
307 /*-----------------------------------------------------------*/
\r
309 void vPortEndScheduler( void )
\r
311 /* Not implemented in ports where there is nothing to return to.
\r
312 Artificially force an assert. */
\r
313 configASSERT( uxCriticalNesting == 1000UL );
\r
315 /*-----------------------------------------------------------*/
\r
318 * Manual context switch called by portYIELD or taskYIELD.
\r
320 void vPortYield( void )
\r
322 extern void VPortYieldASM( void );
\r
324 /* Perform the context switch in a critical section to assure it is
\r
325 not interrupted by the tick ISR. It is not a problem to do this as
\r
326 each task maintains its own interrupt status. */
\r
327 portENTER_CRITICAL();
\r
329 /* Jump directly to the yield function to ensure there is no
\r
330 compiler generated prologue code. */
\r
331 asm volatile ( "bralid r14, VPortYieldASM \n\t" \
\r
332 "or r0, r0, r0 \n\t" );
\r
334 portEXIT_CRITICAL();
\r
336 /*-----------------------------------------------------------*/
\r
338 void vPortEnableInterrupt( uint8_t ucInterruptID )
\r
342 /* An API function is provided to enable an interrupt in the interrupt
\r
343 controller because the interrupt controller instance variable is private
\r
345 lReturn = prvEnsureInterruptControllerIsInitialised();
\r
346 if( lReturn == pdPASS )
\r
348 XIntc_Enable( &xInterruptControllerInstance, ucInterruptID );
\r
351 configASSERT( lReturn );
\r
353 /*-----------------------------------------------------------*/
\r
355 void vPortDisableInterrupt( uint8_t ucInterruptID )
\r
359 /* An API function is provided to disable an interrupt in the interrupt
\r
360 controller because the interrupt controller instance variable is private
\r
362 lReturn = prvEnsureInterruptControllerIsInitialised();
\r
364 if( lReturn == pdPASS )
\r
366 XIntc_Disable( &xInterruptControllerInstance, ucInterruptID );
\r
369 configASSERT( lReturn );
\r
371 /*-----------------------------------------------------------*/
\r
373 BaseType_t xPortInstallInterruptHandler( uint8_t ucInterruptID, XInterruptHandler pxHandler, void *pvCallBackRef )
\r
377 /* An API function is provided to install an interrupt handler because the
\r
378 interrupt controller instance variable is private to this file. */
\r
380 lReturn = prvEnsureInterruptControllerIsInitialised();
\r
382 if( lReturn == pdPASS )
\r
384 lReturn = XIntc_Connect( &xInterruptControllerInstance, ucInterruptID, pxHandler, pvCallBackRef );
\r
387 if( lReturn == XST_SUCCESS )
\r
392 configASSERT( lReturn == pdPASS );
\r
396 /*-----------------------------------------------------------*/
\r
398 static int32_t prvEnsureInterruptControllerIsInitialised( void )
\r
400 static int32_t lInterruptControllerInitialised = pdFALSE;
\r
403 /* Ensure the interrupt controller instance variable is initialised before
\r
404 it is used, and that the initialisation only happens once. */
\r
405 if( lInterruptControllerInitialised != pdTRUE )
\r
407 lReturn = prvInitialiseInterruptController();
\r
409 if( lReturn == pdPASS )
\r
411 lInterruptControllerInitialised = pdTRUE;
\r
421 /*-----------------------------------------------------------*/
\r
424 * Handler for the timer interrupt. This is the handler that the application
\r
425 * defined callback function vApplicationSetupTimerInterrupt() should install.
\r
427 void vPortTickISR( void *pvUnused )
\r
429 extern void vApplicationClearTimerInterrupt( void );
\r
431 /* Ensure the unused parameter does not generate a compiler warning. */
\r
434 /* This port uses an application defined callback function to clear the tick
\r
435 interrupt because the kernel will run on lots of different MicroBlaze and
\r
436 FPGA configurations - not all of which will have the same timer peripherals
\r
437 defined or available. An example definition of
\r
438 vApplicationClearTimerInterrupt() is provided in the official demo
\r
439 application that accompanies this port. */
\r
440 vApplicationClearTimerInterrupt();
\r
442 /* Increment the RTOS tick - this might cause a task to unblock. */
\r
443 if( xTaskIncrementTick() != pdFALSE )
\r
445 /* Force vTaskSwitchContext() to be called as the interrupt exits. */
\r
446 ulTaskSwitchRequested = 1;
\r
449 /*-----------------------------------------------------------*/
\r
451 static int32_t prvInitialiseInterruptController( void )
\r
455 lStatus = XIntc_Initialize( &xInterruptControllerInstance, configINTERRUPT_CONTROLLER_TO_USE );
\r
457 if( lStatus == XST_SUCCESS )
\r
459 /* Initialise the exception table. */
\r
460 Xil_ExceptionInit();
\r
462 /* Service all pending interrupts each time the handler is entered. */
\r
463 XIntc_SetIntrSvcOption( xInterruptControllerInstance.BaseAddress, XIN_SVC_ALL_ISRS_OPTION );
\r
465 /* Install exception handlers if the MicroBlaze is configured to handle
\r
466 exceptions, and the application defined constant
\r
467 configINSTALL_EXCEPTION_HANDLERS is set to 1. */
\r
468 #if ( MICROBLAZE_EXCEPTIONS_ENABLED == 1 ) && ( configINSTALL_EXCEPTION_HANDLERS == 1 )
\r
470 vPortExceptionsInstallHandlers();
\r
472 #endif /* MICROBLAZE_EXCEPTIONS_ENABLED */
\r
474 /* Start the interrupt controller. Interrupts are enabled when the
\r
475 scheduler starts. */
\r
476 lStatus = XIntc_Start( &xInterruptControllerInstance, XIN_REAL_MODE );
\r
478 if( lStatus == XST_SUCCESS )
\r
488 configASSERT( lStatus == pdPASS );
\r
492 /*-----------------------------------------------------------*/
\r