2 FreeRTOS V7.3.0 - Copyright (C) 2012 Real Time Engineers Ltd.
\r
4 FEATURES AND PORTS ARE ADDED TO FREERTOS ALL THE TIME. PLEASE VISIT
\r
5 http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
10 * Complete, revised, and edited pdf reference manuals are also *
\r
13 * Purchasing FreeRTOS documentation will not only help you, by *
\r
14 * ensuring you get running as quickly as possible and with an *
\r
15 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
16 * the FreeRTOS project to continue with its mission of providing *
\r
17 * professional grade, cross platform, de facto standard solutions *
\r
18 * for microcontrollers - completely free of charge! *
\r
20 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
22 * Thank you for using FreeRTOS, and thank you for your support! *
\r
24 ***************************************************************************
\r
27 This file is part of the FreeRTOS distribution.
\r
29 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
30 the terms of the GNU General Public License (version 2) as published by the
\r
31 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
32 >>>NOTE<<< The modification to the GPL is included to allow you to
\r
33 distribute a combined work that includes FreeRTOS without being obliged to
\r
34 provide the source code for proprietary components outside of the FreeRTOS
\r
35 kernel. FreeRTOS is distributed in the hope that it will be useful, but
\r
36 WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
37 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
38 more details. You should have received a copy of the GNU General Public
\r
39 License and the FreeRTOS license exception along with FreeRTOS; if not it
\r
40 can be viewed here: http://www.freertos.org/a00114.html and also obtained
\r
41 by writing to Richard Barry, contact details for whom are available on the
\r
46 ***************************************************************************
\r
48 * Having a problem? Start by reading the FAQ "My application does *
\r
49 * not run, what could be wrong?" *
\r
51 * http://www.FreeRTOS.org/FAQHelp.html *
\r
53 ***************************************************************************
\r
56 http://www.FreeRTOS.org - Documentation, training, latest versions, license
\r
57 and contact details.
\r
59 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
60 including FreeRTOS+Trace - an indispensable productivity tool.
\r
62 Real Time Engineers ltd license FreeRTOS to High Integrity Systems, who sell
\r
63 the code with commercial support, indemnification, and middleware, under
\r
64 the OpenRTOS brand: http://www.OpenRTOS.com. High Integrity Systems also
\r
65 provide a safety engineered and independently SIL3 certified version under
\r
66 the SafeRTOS brand: http://www.SafeRTOS.com.
\r
69 /* FreeRTOS includes. */
\r
70 #include "FreeRTOSConfig.h"
\r
72 /* Xilinx library includes. */
\r
73 #include "microblaze_exceptions_g.h"
\r
74 #include "xparameters.h"
\r
76 /* The context is oversized to allow functions called from the ISR to write
\r
77 back into the caller stack. */
\r
78 #if XPAR_MICROBLAZE_0_USE_FPU == 1
\r
79 #define portCONTEXT_SIZE 136
\r
80 #define portMINUS_CONTEXT_SIZE -136
\r
82 #define portCONTEXT_SIZE 132
\r
83 #define portMINUS_CONTEXT_SIZE -132
\r
86 /* Offsets from the stack pointer at which saved registers are placed. */
\r
87 #define portR31_OFFSET 4
\r
88 #define portR30_OFFSET 8
\r
89 #define portR29_OFFSET 12
\r
90 #define portR28_OFFSET 16
\r
91 #define portR27_OFFSET 20
\r
92 #define portR26_OFFSET 24
\r
93 #define portR25_OFFSET 28
\r
94 #define portR24_OFFSET 32
\r
95 #define portR23_OFFSET 36
\r
96 #define portR22_OFFSET 40
\r
97 #define portR21_OFFSET 44
\r
98 #define portR20_OFFSET 48
\r
99 #define portR19_OFFSET 52
\r
100 #define portR18_OFFSET 56
\r
101 #define portR17_OFFSET 60
\r
102 #define portR16_OFFSET 64
\r
103 #define portR15_OFFSET 68
\r
104 #define portR14_OFFSET 72
\r
105 #define portR13_OFFSET 76
\r
106 #define portR12_OFFSET 80
\r
107 #define portR11_OFFSET 84
\r
108 #define portR10_OFFSET 88
\r
109 #define portR9_OFFSET 92
\r
110 #define portR8_OFFSET 96
\r
111 #define portR7_OFFSET 100
\r
112 #define portR6_OFFSET 104
\r
113 #define portR5_OFFSET 108
\r
114 #define portR4_OFFSET 112
\r
115 #define portR3_OFFSET 116
\r
116 #define portR2_OFFSET 120
\r
117 #define portCRITICAL_NESTING_OFFSET 124
\r
118 #define portMSR_OFFSET 128
\r
119 #define portFSR_OFFSET 132
\r
121 .extern pxCurrentTCB
\r
122 .extern XIntc_DeviceInterruptHandler
\r
123 .extern vTaskSwitchContext
\r
124 .extern uxCriticalNesting
\r
125 .extern pulISRStack
\r
126 .extern ulTaskSwitchRequested
\r
127 .extern vPortExceptionHandler
\r
128 .extern pulStackPointerOnFunctionEntry
\r
130 .global _interrupt_handler
\r
131 .global VPortYieldASM
\r
132 .global vPortStartFirstTask
\r
133 .global vPortExceptionHandlerEntry
\r
136 .macro portSAVE_CONTEXT
\r
138 /* Make room for the context on the stack. */
\r
139 addik r1, r1, portMINUS_CONTEXT_SIZE
\r
141 /* Stack general registers. */
\r
142 swi r31, r1, portR31_OFFSET
\r
143 swi r30, r1, portR30_OFFSET
\r
144 swi r29, r1, portR29_OFFSET
\r
145 swi r28, r1, portR28_OFFSET
\r
146 swi r27, r1, portR27_OFFSET
\r
147 swi r26, r1, portR26_OFFSET
\r
148 swi r25, r1, portR25_OFFSET
\r
149 swi r24, r1, portR24_OFFSET
\r
150 swi r23, r1, portR23_OFFSET
\r
151 swi r22, r1, portR22_OFFSET
\r
152 swi r21, r1, portR21_OFFSET
\r
153 swi r20, r1, portR20_OFFSET
\r
154 swi r19, r1, portR19_OFFSET
\r
155 swi r18, r1, portR18_OFFSET
\r
156 swi r17, r1, portR17_OFFSET
\r
157 swi r16, r1, portR16_OFFSET
\r
158 swi r15, r1, portR15_OFFSET
\r
159 /* R14 is saved later as it needs adjustment if a yield is performed. */
\r
160 swi r13, r1, portR13_OFFSET
\r
161 swi r12, r1, portR12_OFFSET
\r
162 swi r11, r1, portR11_OFFSET
\r
163 swi r10, r1, portR10_OFFSET
\r
164 swi r9, r1, portR9_OFFSET
\r
165 swi r8, r1, portR8_OFFSET
\r
166 swi r7, r1, portR7_OFFSET
\r
167 swi r6, r1, portR6_OFFSET
\r
168 swi r5, r1, portR5_OFFSET
\r
169 swi r4, r1, portR4_OFFSET
\r
170 swi r3, r1, portR3_OFFSET
\r
171 swi r2, r1, portR2_OFFSET
\r
173 /* Stack the critical section nesting value. */
\r
174 lwi r18, r0, uxCriticalNesting
\r
175 swi r18, r1, portCRITICAL_NESTING_OFFSET
\r
179 swi r18, r1, portMSR_OFFSET
\r
181 #if XPAR_MICROBLAZE_0_USE_FPU == 1
\r
184 swi r18, r1, portFSR_OFFSET
\r
187 /* Save the top of stack value to the TCB. */
\r
188 lwi r3, r0, pxCurrentTCB
\r
193 .macro portRESTORE_CONTEXT
\r
195 /* Load the top of stack value from the TCB. */
\r
196 lwi r18, r0, pxCurrentTCB
\r
199 /* Restore the general registers. */
\r
200 lwi r31, r1, portR31_OFFSET
\r
201 lwi r30, r1, portR30_OFFSET
\r
202 lwi r29, r1, portR29_OFFSET
\r
203 lwi r28, r1, portR28_OFFSET
\r
204 lwi r27, r1, portR27_OFFSET
\r
205 lwi r26, r1, portR26_OFFSET
\r
206 lwi r25, r1, portR25_OFFSET
\r
207 lwi r24, r1, portR24_OFFSET
\r
208 lwi r23, r1, portR23_OFFSET
\r
209 lwi r22, r1, portR22_OFFSET
\r
210 lwi r21, r1, portR21_OFFSET
\r
211 lwi r20, r1, portR20_OFFSET
\r
212 lwi r19, r1, portR19_OFFSET
\r
213 lwi r17, r1, portR17_OFFSET
\r
214 lwi r16, r1, portR16_OFFSET
\r
215 lwi r15, r1, portR15_OFFSET
\r
216 lwi r14, r1, portR14_OFFSET
\r
217 lwi r13, r1, portR13_OFFSET
\r
218 lwi r12, r1, portR12_OFFSET
\r
219 lwi r11, r1, portR11_OFFSET
\r
220 lwi r10, r1, portR10_OFFSET
\r
221 lwi r9, r1, portR9_OFFSET
\r
222 lwi r8, r1, portR8_OFFSET
\r
223 lwi r7, r1, portR7_OFFSET
\r
224 lwi r6, r1, portR6_OFFSET
\r
225 lwi r5, r1, portR5_OFFSET
\r
226 lwi r4, r1, portR4_OFFSET
\r
227 lwi r3, r1, portR3_OFFSET
\r
228 lwi r2, r1, portR2_OFFSET
\r
230 /* Reload the rmsr from the stack. */
\r
231 lwi r18, r1, portMSR_OFFSET
\r
234 #if XPAR_MICROBLAZE_0_USE_FPU == 1
\r
235 /* Reload the FSR from the stack. */
\r
236 lwi r18, r1, portFSR_OFFSET
\r
240 /* Load the critical nesting value. */
\r
241 lwi r18, r1, portCRITICAL_NESTING_OFFSET
\r
242 swi r18, r0, uxCriticalNesting
\r
244 /* Test the critical nesting value. If it is non zero then the task last
\r
245 exited the running state using a yield. If it is zero, then the task
\r
246 last exited the running state through an interrupt. */
\r
248 bnei r18, exit_from_yield
\r
250 /* r18 was being used as a temporary. Now restore its true value from the
\r
252 lwi r18, r1, portR18_OFFSET
\r
254 /* Remove the stack frame. */
\r
255 addik r1, r1, portCONTEXT_SIZE
\r
257 /* Return using rtid so interrupts are re-enabled as this function is
\r
264 /* This function is used to exit portRESTORE_CONTEXT() if the task being
\r
265 returned to last left the Running state by calling taskYIELD() (rather than
\r
266 being preempted by an interrupt). */
\r
271 /* r18 was being used as a temporary. Now restore its true value from the
\r
273 lwi r18, r1, portR18_OFFSET
\r
275 /* Remove the stack frame. */
\r
276 addik r1, r1, portCONTEXT_SIZE
\r
278 /* Return to the task. */
\r
285 _interrupt_handler:
\r
289 /* Stack the return address. */
\r
290 swi r14, r1, portR14_OFFSET
\r
292 /* Switch to the ISR stack. */
\r
293 lwi r1, r0, pulISRStack
\r
295 /* The parameter to the interrupt handler. */
\r
296 ori r5, r0, configINTERRUPT_CONTROLLER_TO_USE
\r
298 /* Execute any pending interrupts. */
\r
299 bralid r15, XIntc_DeviceInterruptHandler
\r
302 /* See if a new task should be selected to execute. */
\r
303 lwi r18, r0, ulTaskSwitchRequested
\r
306 /* If ulTaskSwitchRequested is already zero, then jump straight to
\r
307 restoring the task that is already in the Running state. */
\r
308 beqi r18, task_switch_not_requested
\r
310 /* Set ulTaskSwitchRequested back to zero as a task switch is about to be
\r
312 swi r0, r0, ulTaskSwitchRequested
\r
314 /* ulTaskSwitchRequested was not 0 when tested. Select the next task to
\r
316 bralid r15, vTaskSwitchContext
\r
319 task_switch_not_requested:
\r
321 /* Restore the context of the next task scheduled to execute. */
\r
322 portRESTORE_CONTEXT
\r
331 /* Modify the return address so a return is done to the instruction after
\r
332 the call to VPortYieldASM. */
\r
334 swi r14, r1, portR14_OFFSET
\r
336 /* Switch to use the ISR stack. */
\r
337 lwi r1, r0, pulISRStack
\r
339 /* Select the next task to execute. */
\r
340 bralid r15, vTaskSwitchContext
\r
343 /* Restore the context of the next task scheduled to execute. */
\r
344 portRESTORE_CONTEXT
\r
348 vPortStartFirstTask:
\r
350 portRESTORE_CONTEXT
\r
354 #if MICROBLAZE_EXCEPTIONS_ENABLED == 1
\r
358 vPortExceptionHandlerEntry:
\r
360 /* Take a copy of the stack pointer before vPortExecptionHandler is called,
\r
361 storing its value prior to the function stack frame being created. */
\r
362 swi r1, r0, pulStackPointerOnFunctionEntry
\r
363 bralid r15, vPortExceptionHandler
\r
366 #endif /* MICROBLAZE_EXCEPTIONS_ENABLED */
\r