2 * FreeRTOS Kernel V10.0.0
\r
3 * Copyright (C) 2017 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software. If you wish to use our Amazon
\r
14 * FreeRTOS name, please do so in a fair use way that does not cause confusion.
\r
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
18 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
19 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
20 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
21 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
23 * http://www.FreeRTOS.org
\r
24 * http://aws.amazon.com/freertos
\r
26 * 1 tab == 4 spaces!
\r
29 #include "FreeRTOSConfig.h"
\r
31 .extern pxCurrentTCB
\r
32 .extern vTaskSwitchContext
\r
33 .extern xTaskIncrementTick
\r
34 .extern vPortISRHandler
\r
36 .global vPortStartFirstTask
\r
38 .global vPortTickISR
\r
39 .global vPortISRWrapper
\r
40 .global vPortSaveFPURegisters
\r
41 .global vPortRestoreFPURegisters
\r
44 .set NextLRField, BChainField + 4
\r
45 .set MSRField, NextLRField + 4
\r
46 .set PCField, MSRField + 4
\r
47 .set LRField, PCField + 4
\r
48 .set CTRField, LRField + 4
\r
49 .set XERField, CTRField + 4
\r
50 .set CRField, XERField + 4
\r
51 .set USPRG0Field, CRField + 4
\r
52 .set r0Field, USPRG0Field + 4
\r
53 .set r2Field, r0Field + 4
\r
54 .set r3r31Field, r2Field + 4
\r
55 .set IFrameSize, r3r31Field + ( ( 31 - 3 ) + 1 ) * 4
\r
58 .macro portSAVE_STACK_POINTER_AND_LR
\r
60 /* Get the address of the TCB. */
\r
62 addis R2, R0, pxCurrentTCB@ha
\r
63 lwz R2, pxCurrentTCB@l( R2 )
\r
65 /* Store the stack pointer into the TCB */
\r
68 /* Save the link register */
\r
77 .macro portRESTORE_STACK_POINTER_AND_LR
\r
79 /* Restore the link register */
\r
86 /* Get the address of the TCB. */
\r
88 addis SP, R0, pxCurrentTCB@ha
\r
89 lwz SP, pxCurrentTCB@l( R1 )
\r
91 /* Get the task stack pointer from the TCB. */
\r
97 vPortStartFirstTask:
\r
99 /* Get the address of the TCB. */
\r
101 addis SP, R0, pxCurrentTCB@ha
\r
102 lwz SP, pxCurrentTCB@l( SP )
\r
104 /* Get the task stack pointer from the TCB. */
\r
107 /* Restore MSR register to SRR1. */
\r
108 lwz R0, MSRField(R1)
\r
111 /* Restore current PC location to SRR0. */
\r
112 lwz R0, PCField(R1)
\r
115 /* Save USPRG0 register */
\r
116 lwz R0, USPRG0Field(R1)
\r
119 /* Restore Condition register */
\r
120 lwz R0, CRField(R1)
\r
123 /* Restore Fixed Point Exception register */
\r
124 lwz R0, XERField(R1)
\r
127 /* Restore Counter register */
\r
128 lwz R0, CTRField(R1)
\r
131 /* Restore Link register */
\r
132 lwz R0, LRField(R1)
\r
135 /* Restore remaining GPR registers. */
\r
136 lmw R3,r3r31Field(R1)
\r
138 /* Restore r0 and r2. */
\r
139 lwz R0, r0Field(R1)
\r
140 lwz R2, r2Field(R1)
\r
142 /* Remove frame from stack */
\r
143 addi R1,R1,IFrameSize
\r
145 /* Return into the first task */
\r
152 portSAVE_STACK_POINTER_AND_LR
\r
153 bl vTaskSwitchContext
\r
154 portRESTORE_STACK_POINTER_AND_LR
\r
159 portSAVE_STACK_POINTER_AND_LR
\r
160 bl xTaskIncrementTick
\r
162 #if configUSE_PREEMPTION == 1
\r
163 bl vTaskSwitchContext
\r
166 /* Clear the interrupt */
\r
170 portRESTORE_STACK_POINTER_AND_LR
\r
175 portSAVE_STACK_POINTER_AND_LR
\r
177 portRESTORE_STACK_POINTER_AND_LR
\r
180 #if configUSE_FPU == 1
\r
182 vPortSaveFPURegisters:
\r
184 /* Enable APU and mark FPU as present. */
\r
194 /* Buffer address is in r3. Save each flop register into an offset from
\r
195 this buffer address. */
\r
229 /* Also save the FPSCR. */
\r
235 /* Buffer address is in r3. Save each flop register into an offset from
\r
236 this buffer address. */
\r
270 /* Also save the FPSCR. */
\r
278 #endif /* configUSE_FPU. */
\r
281 #if configUSE_FPU == 1
\r
283 vPortRestoreFPURegisters:
\r
285 /* Enable APU and mark FPU as present. */
\r
295 /* Buffer address is in r3. Restore each flop register from an offset
\r
298 First the FPSCR. */
\r
337 /* Buffer address is in r3. Restore each flop register from an offset
\r
340 First the FPSCR. */
\r
381 #endif /* configUSE_FPU. */
\r