2 * FreeRTOS Kernel V10.2.1
\r
3 * Copyright (C) 2019 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software.
\r
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
17 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
18 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
19 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
20 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
22 * http://www.FreeRTOS.org
\r
23 * http://aws.amazon.com/freertos
\r
25 * 1 tab == 4 spaces!
\r
28 /*-----------------------------------------------------------
\r
29 * Implementation of functions defined in portable.h for the ARM CM3 port.
\r
30 *----------------------------------------------------------*/
\r
33 #include <intrinsics.h>
\r
35 /* Scheduler includes. */
\r
36 #include "FreeRTOS.h"
\r
39 #if( configMAX_SYSCALL_INTERRUPT_PRIORITY == 0 )
\r
40 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
43 #ifndef configSYSTICK_CLOCK_HZ
\r
44 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
45 /* Ensure the SysTick is clocked at the same frequency as the core. */
\r
46 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
48 /* The way the SysTick is clocked is not modified in case it is not the same
\r
50 #define portNVIC_SYSTICK_CLK_BIT ( 0 )
\r
53 /* Constants required to manipulate the core. Registers first... */
\r
54 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000e010 ) )
\r
55 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile uint32_t * ) 0xe000e014 ) )
\r
56 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile uint32_t * ) 0xe000e018 ) )
\r
57 #define portNVIC_SYSPRI2_REG ( * ( ( volatile uint32_t * ) 0xe000ed20 ) )
\r
58 /* ...then bits in the registers. */
\r
59 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
60 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
61 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
62 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
63 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
65 #define portNVIC_PENDSV_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
66 #define portNVIC_SYSTICK_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
68 /* Constants required to check the validity of an interrupt priority. */
\r
69 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
70 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
71 #define portAIRCR_REG ( * ( ( volatile uint32_t * ) 0xE000ED0C ) )
\r
72 #define portMAX_8_BIT_VALUE ( ( uint8_t ) 0xff )
\r
73 #define portTOP_BIT_OF_BYTE ( ( uint8_t ) 0x80 )
\r
74 #define portMAX_PRIGROUP_BITS ( ( uint8_t ) 7 )
\r
75 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
76 #define portPRIGROUP_SHIFT ( 8UL )
\r
78 /* Masks off all bits but the VECTACTIVE bits in the ICSR register. */
\r
79 #define portVECTACTIVE_MASK ( 0xFFUL )
\r
81 /* Constants required to set up the initial stack. */
\r
82 #define portINITIAL_XPSR ( 0x01000000 )
\r
84 /* The systick is a 24-bit counter. */
\r
85 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
87 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
88 occurred while the SysTick counter is stopped during tickless idle
\r
90 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
92 /* For strict compliance with the Cortex-M spec the task start address should
\r
93 have bit-0 clear, as it is loaded into the PC on exit from an ISR. */
\r
94 #define portSTART_ADDRESS_MASK ( ( StackType_t ) 0xfffffffeUL )
\r
96 /* For backward compatibility, ensure configKERNEL_INTERRUPT_PRIORITY is
\r
97 defined. The value 255 should also ensure backward compatibility.
\r
98 FreeRTOS.org versions prior to V4.3.0 did not include this definition. */
\r
99 #ifndef configKERNEL_INTERRUPT_PRIORITY
\r
100 #define configKERNEL_INTERRUPT_PRIORITY 255
\r
104 * Setup the timer to generate the tick interrupts. The implementation in this
\r
105 * file is weak to allow application writers to change the timer used to
\r
106 * generate the tick interrupt.
\r
108 void vPortSetupTimerInterrupt( void );
\r
111 * Exception handlers.
\r
113 void xPortSysTickHandler( void );
\r
116 * Start first task is a separate function so it can be tested in isolation.
\r
118 extern void vPortStartFirstTask( void );
\r
121 * Used to catch tasks that attempt to return from their implementing function.
\r
123 static void prvTaskExitError( void );
\r
125 /*-----------------------------------------------------------*/
\r
127 /* Each task maintains its own interrupt status in the critical nesting
\r
129 static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;
\r
132 * The number of SysTick increments that make up one tick period.
\r
134 #if( configUSE_TICKLESS_IDLE == 1 )
\r
135 static uint32_t ulTimerCountsForOneTick = 0;
\r
136 #endif /* configUSE_TICKLESS_IDLE */
\r
139 * The maximum number of tick periods that can be suppressed is limited by the
\r
140 * 24 bit resolution of the SysTick timer.
\r
142 #if( configUSE_TICKLESS_IDLE == 1 )
\r
143 static uint32_t xMaximumPossibleSuppressedTicks = 0;
\r
144 #endif /* configUSE_TICKLESS_IDLE */
\r
147 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
148 * power functionality only.
\r
150 #if( configUSE_TICKLESS_IDLE == 1 )
\r
151 static uint32_t ulStoppedTimerCompensation = 0;
\r
152 #endif /* configUSE_TICKLESS_IDLE */
\r
155 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
156 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
157 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
159 #if( configASSERT_DEFINED == 1 )
\r
160 static uint8_t ucMaxSysCallPriority = 0;
\r
161 static uint32_t ulMaxPRIGROUPValue = 0;
\r
162 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
163 #endif /* configASSERT_DEFINED */
\r
165 /*-----------------------------------------------------------*/
\r
168 * See header file for description.
\r
170 StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
\r
172 /* Simulate the stack frame as it would be created by a context switch
\r
174 pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
\r
175 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
177 *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
\r
179 *pxTopOfStack = ( StackType_t ) prvTaskExitError; /* LR */
\r
180 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
181 *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
\r
182 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
184 return pxTopOfStack;
\r
186 /*-----------------------------------------------------------*/
\r
188 static void prvTaskExitError( void )
\r
190 /* A function that implements a task must not exit or attempt to return to
\r
191 its caller as there is nothing to return to. If a task wants to exit it
\r
192 should instead call vTaskDelete( NULL ).
\r
194 Artificially force an assert() to be triggered if configASSERT() is
\r
195 defined, then stop here so application writers can catch the error. */
\r
196 configASSERT( uxCriticalNesting == ~0UL );
\r
197 portDISABLE_INTERRUPTS();
\r
200 /*-----------------------------------------------------------*/
\r
203 * See header file for description.
\r
205 BaseType_t xPortStartScheduler( void )
\r
207 /* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
\r
208 See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
\r
209 configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );
\r
211 #if( configASSERT_DEFINED == 1 )
\r
213 volatile uint32_t ulOriginalPriority;
\r
214 volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
215 volatile uint8_t ucMaxPriorityValue;
\r
217 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
218 functions can be called. ISR safe functions are those that end in
\r
219 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
220 ensure interrupt entry is as fast and simple as possible.
\r
222 Save the interrupt priority value that is about to be clobbered. */
\r
223 ulOriginalPriority = *pucFirstUserPriorityRegister;
\r
225 /* Determine the number of priority bits available. First write to all
\r
227 *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
229 /* Read the value back to see how many bits stuck. */
\r
230 ucMaxPriorityValue = *pucFirstUserPriorityRegister;
\r
232 /* Use the same mask on the maximum system call priority. */
\r
233 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
235 /* Calculate the maximum acceptable priority group value for the number
\r
236 of bits read back. */
\r
237 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
238 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
240 ulMaxPRIGROUPValue--;
\r
241 ucMaxPriorityValue <<= ( uint8_t ) 0x01;
\r
244 #ifdef __NVIC_PRIO_BITS
\r
246 /* Check the CMSIS configuration that defines the number of
\r
247 priority bits matches the number of priority bits actually queried
\r
248 from the hardware. */
\r
249 configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
\r
253 #ifdef configPRIO_BITS
\r
255 /* Check the FreeRTOS configuration that defines the number of
\r
256 priority bits matches the number of priority bits actually queried
\r
257 from the hardware. */
\r
258 configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
\r
262 /* Shift the priority group value back to its position within the AIRCR
\r
264 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
265 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
267 /* Restore the clobbered interrupt priority register to its original
\r
269 *pucFirstUserPriorityRegister = ulOriginalPriority;
\r
271 #endif /* conifgASSERT_DEFINED */
\r
273 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
274 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
275 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
277 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
279 vPortSetupTimerInterrupt();
\r
281 /* Initialise the critical nesting count ready for the first task. */
\r
282 uxCriticalNesting = 0;
\r
284 /* Start the first task. */
\r
285 vPortStartFirstTask();
\r
287 /* Should not get here! */
\r
290 /*-----------------------------------------------------------*/
\r
292 void vPortEndScheduler( void )
\r
294 /* Not implemented in ports where there is nothing to return to.
\r
295 Artificially force an assert. */
\r
296 configASSERT( uxCriticalNesting == 1000UL );
\r
298 /*-----------------------------------------------------------*/
\r
300 void vPortEnterCritical( void )
\r
302 portDISABLE_INTERRUPTS();
\r
303 uxCriticalNesting++;
\r
305 /* This is not the interrupt safe version of the enter critical function so
\r
306 assert() if it is being called from an interrupt context. Only API
\r
307 functions that end in "FromISR" can be used in an interrupt. Only assert if
\r
308 the critical nesting count is 1 to protect against recursive calls if the
\r
309 assert function also uses a critical section. */
\r
310 if( uxCriticalNesting == 1 )
\r
312 configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
\r
315 /*-----------------------------------------------------------*/
\r
317 void vPortExitCritical( void )
\r
319 configASSERT( uxCriticalNesting );
\r
320 uxCriticalNesting--;
\r
321 if( uxCriticalNesting == 0 )
\r
323 portENABLE_INTERRUPTS();
\r
326 /*-----------------------------------------------------------*/
\r
328 void xPortSysTickHandler( void )
\r
330 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
331 executes all interrupts must be unmasked. There is therefore no need to
\r
332 save and then restore the interrupt mask value as its value is already
\r
334 portDISABLE_INTERRUPTS();
\r
336 /* Increment the RTOS tick. */
\r
337 if( xTaskIncrementTick() != pdFALSE )
\r
339 /* A context switch is required. Context switching is performed in
\r
340 the PendSV interrupt. Pend the PendSV interrupt. */
\r
341 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
344 portENABLE_INTERRUPTS();
\r
346 /*-----------------------------------------------------------*/
\r
348 #if( configUSE_TICKLESS_IDLE == 1 )
\r
350 __weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
\r
352 uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
\r
353 TickType_t xModifiableIdleTime;
\r
355 /* Make sure the SysTick reload value does not overflow the counter. */
\r
356 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
358 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
361 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
362 is accounted for as best it can be, but using the tickless mode will
\r
363 inevitably result in some tiny drift of the time maintained by the
\r
364 kernel with respect to calendar time. */
\r
365 portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
\r
367 /* Calculate the reload value required to wait xExpectedIdleTime
\r
368 tick periods. -1 is used because this code will execute part way
\r
369 through one of the tick periods. */
\r
370 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
371 if( ulReloadValue > ulStoppedTimerCompensation )
\r
373 ulReloadValue -= ulStoppedTimerCompensation;
\r
376 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
377 method as that will mask interrupts that should exit sleep mode. */
\r
378 __disable_interrupt();
\r
382 /* If a context switch is pending or a task is waiting for the scheduler
\r
383 to be unsuspended then abandon the low power entry. */
\r
384 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
386 /* Restart from whatever is left in the count register to complete
\r
387 this tick period. */
\r
388 portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
390 /* Restart SysTick. */
\r
391 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
393 /* Reset the reload register to the value required for normal tick
\r
395 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
397 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
399 __enable_interrupt();
\r
403 /* Set the new reload value. */
\r
404 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
406 /* Clear the SysTick count flag and set the count value back to
\r
408 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
410 /* Restart SysTick. */
\r
411 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
413 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
414 set its parameter to 0 to indicate that its implementation contains
\r
415 its own wait for interrupt or wait for event instruction, and so wfi
\r
416 should not be executed again. However, the original expected idle
\r
417 time variable must remain unmodified, so a copy is taken. */
\r
418 xModifiableIdleTime = xExpectedIdleTime;
\r
419 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
420 if( xModifiableIdleTime > 0 )
\r
426 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
428 /* Re-enable interrupts to allow the interrupt that brought the MCU
\r
429 out of sleep mode to execute immediately. see comments above
\r
430 __disable_interrupt() call above. */
\r
431 __enable_interrupt();
\r
435 /* Disable interrupts again because the clock is about to be stopped
\r
436 and interrupts that execute while the clock is stopped will increase
\r
437 any slippage between the time maintained by the RTOS and calendar
\r
439 __disable_interrupt();
\r
443 /* Disable the SysTick clock without reading the
\r
444 portNVIC_SYSTICK_CTRL_REG register to ensure the
\r
445 portNVIC_SYSTICK_COUNT_FLAG_BIT is not cleared if it is set. Again,
\r
446 the time the SysTick is stopped for is accounted for as best it can
\r
447 be, but using the tickless mode will inevitably result in some tiny
\r
448 drift of the time maintained by the kernel with respect to calendar
\r
450 portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
\r
452 /* Determine if the SysTick clock has already counted to zero and
\r
453 been set back to the current reload value (the reload back being
\r
454 correct for the entire expected idle time) or if the SysTick is yet
\r
455 to count to zero (in which case an interrupt other than the SysTick
\r
456 must have brought the system out of sleep mode). */
\r
457 if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
459 uint32_t ulCalculatedLoadValue;
\r
461 /* The tick interrupt is already pending, and the SysTick count
\r
462 reloaded with ulReloadValue. Reset the
\r
463 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
465 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
467 /* Don't allow a tiny value, or values that have somehow
\r
468 underflowed because the post sleep hook did something
\r
469 that took too long. */
\r
470 if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
\r
472 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
\r
475 portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
\r
477 /* As the pending tick will be processed as soon as this
\r
478 function exits, the tick value maintained by the tick is stepped
\r
479 forward by one less than the time spent waiting. */
\r
480 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
484 /* Something other than the tick interrupt ended the sleep.
\r
485 Work out how long the sleep lasted rounded to complete tick
\r
486 periods (not the ulReload value which accounted for part
\r
488 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
490 /* How many complete tick periods passed while the processor
\r
492 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
494 /* The reload value is set to whatever fraction of a single tick
\r
496 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
499 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
500 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
502 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
503 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
504 vTaskStepTick( ulCompleteTickPeriods );
\r
505 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
507 /* Exit with interrpts enabled. */
\r
508 __enable_interrupt();
\r
512 #endif /* configUSE_TICKLESS_IDLE */
\r
513 /*-----------------------------------------------------------*/
\r
516 * Setup the systick timer to generate the tick interrupts at the required
\r
519 __weak void vPortSetupTimerInterrupt( void )
\r
521 /* Calculate the constants required to configure the tick interrupt. */
\r
522 #if( configUSE_TICKLESS_IDLE == 1 )
\r
524 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
525 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
526 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
528 #endif /* configUSE_TICKLESS_IDLE */
\r
530 /* Stop and clear the SysTick. */
\r
531 portNVIC_SYSTICK_CTRL_REG = 0UL;
\r
532 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
534 /* Configure SysTick to interrupt at the requested rate. */
\r
535 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
\r
536 portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
\r
538 /*-----------------------------------------------------------*/
\r
540 #if( configASSERT_DEFINED == 1 )
\r
542 void vPortValidateInterruptPriority( void )
\r
544 uint32_t ulCurrentInterrupt;
\r
545 uint8_t ucCurrentPriority;
\r
547 /* Obtain the number of the currently executing interrupt. */
\r
548 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
\r
550 /* Is the interrupt number a user defined interrupt? */
\r
551 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
553 /* Look up the interrupt's priority. */
\r
554 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
556 /* The following assertion will fail if a service routine (ISR) for
\r
557 an interrupt that has been assigned a priority above
\r
558 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
559 function. ISR safe FreeRTOS API functions must *only* be called
\r
560 from interrupts that have been assigned a priority at or below
\r
561 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
563 Numerically low interrupt priority numbers represent logically high
\r
564 interrupt priorities, therefore the priority of the interrupt must
\r
565 be set to a value equal to or numerically *higher* than
\r
566 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
568 Interrupts that use the FreeRTOS API must not be left at their
\r
569 default priority of zero as that is the highest possible priority,
\r
570 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
571 and therefore also guaranteed to be invalid.
\r
573 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
574 interrupt entry is as fast and simple as possible.
\r
576 The following links provide detailed information:
\r
577 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
578 http://www.freertos.org/FAQHelp.html */
\r
579 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
582 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
583 that define each interrupt's priority to be split between bits that
\r
584 define the interrupt's pre-emption priority bits and bits that define
\r
585 the interrupt's sub-priority. For simplicity all bits must be defined
\r
586 to be pre-emption priority bits. The following assertion will fail if
\r
587 this is not the case (if some bits represent a sub-priority).
\r
589 If the application only uses CMSIS libraries for interrupt
\r
590 configuration then the correct setting can be achieved on all Cortex-M
\r
591 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
592 scheduler. Note however that some vendor specific peripheral libraries
\r
593 assume a non-zero priority group setting, in which cases using a value
\r
594 of zero will result in unpredictable behaviour. */
\r
595 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
598 #endif /* configASSERT_DEFINED */
\r