2 FreeRTOS V8.1.2 - Copyright (C) 2014 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS provides completely free yet professionally developed, *
\r
10 * robust, strictly quality controlled, supported, and cross *
\r
11 * platform software that has become a de facto standard. *
\r
13 * Help yourself get started quickly and support the FreeRTOS *
\r
14 * project by purchasing a FreeRTOS tutorial book, reference *
\r
15 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
19 ***************************************************************************
\r
21 This file is part of the FreeRTOS distribution.
\r
23 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
24 the terms of the GNU General Public License (version 2) as published by the
\r
25 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
27 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
28 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
29 >>! obliged to provide the source code for proprietary components !<<
\r
30 >>! outside of the FreeRTOS kernel. !<<
\r
32 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
33 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
34 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
35 link: http://www.freertos.org/a00114.html
\r
39 ***************************************************************************
\r
41 * Having a problem? Start by reading the FAQ "My application does *
\r
42 * not run, what could be wrong?" *
\r
44 * http://www.FreeRTOS.org/FAQHelp.html *
\r
46 ***************************************************************************
\r
48 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
49 license and Real Time Engineers Ltd. contact details.
\r
51 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
52 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
53 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
55 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
56 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
57 licenses offer ticketed support, indemnification and middleware.
\r
59 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
60 engineered and independently SIL3 certified version for use in safety and
\r
61 mission critical applications that require provable dependability.
\r
66 /*-----------------------------------------------------------
\r
67 * Implementation of functions defined in portable.h for the ARM CM3 port.
\r
68 *----------------------------------------------------------*/
\r
71 #include <intrinsics.h>
\r
73 /* Scheduler includes. */
\r
74 #include "FreeRTOS.h"
\r
77 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
78 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
81 #ifndef configSYSTICK_CLOCK_HZ
\r
82 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
83 /* Ensure the SysTick is clocked at the same frequency as the core. */
\r
84 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
86 /* The way the SysTick is clocked is not modified in case it is not the same
\r
88 #define portNVIC_SYSTICK_CLK_BIT ( 0 )
\r
91 /* Constants required to manipulate the core. Registers first... */
\r
92 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000e010 ) )
\r
93 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile uint32_t * ) 0xe000e014 ) )
\r
94 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile uint32_t * ) 0xe000e018 ) )
\r
95 #define portNVIC_SYSPRI2_REG ( * ( ( volatile uint32_t * ) 0xe000ed20 ) )
\r
96 /* ...then bits in the registers. */
\r
97 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
98 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
99 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
100 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
101 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
103 #define portNVIC_PENDSV_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
104 #define portNVIC_SYSTICK_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
106 /* Constants required to check the validity of an interrupt priority. */
\r
107 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
108 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
109 #define portAIRCR_REG ( * ( ( volatile uint32_t * ) 0xE000ED0C ) )
\r
110 #define portMAX_8_BIT_VALUE ( ( uint8_t ) 0xff )
\r
111 #define portTOP_BIT_OF_BYTE ( ( uint8_t ) 0x80 )
\r
112 #define portMAX_PRIGROUP_BITS ( ( uint8_t ) 7 )
\r
113 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
114 #define portPRIGROUP_SHIFT ( 8UL )
\r
116 /* Masks off all bits but the VECTACTIVE bits in the ICSR register. */
\r
117 #define portVECTACTIVE_MASK ( 0x1FUL )
\r
119 /* Constants required to set up the initial stack. */
\r
120 #define portINITIAL_XPSR ( 0x01000000 )
\r
122 /* The systick is a 24-bit counter. */
\r
123 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
125 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
126 occurred while the SysTick counter is stopped during tickless idle
\r
128 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
130 /* For backward compatibility, ensure configKERNEL_INTERRUPT_PRIORITY is
\r
131 defined. The value 255 should also ensure backward compatibility.
\r
132 FreeRTOS.org versions prior to V4.3.0 did not include this definition. */
\r
133 #ifndef configKERNEL_INTERRUPT_PRIORITY
\r
134 #define configKERNEL_INTERRUPT_PRIORITY 255
\r
137 /* Each task maintains its own interrupt status in the critical nesting
\r
139 static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;
\r
142 * Setup the timer to generate the tick interrupts. The implementation in this
\r
143 * file is weak to allow application writers to change the timer used to
\r
144 * generate the tick interrupt.
\r
146 void vPortSetupTimerInterrupt( void );
\r
149 * Exception handlers.
\r
151 void xPortSysTickHandler( void );
\r
154 * Start first task is a separate function so it can be tested in isolation.
\r
156 extern void vPortStartFirstTask( void );
\r
159 * Used to catch tasks that attempt to return from their implementing function.
\r
161 static void prvTaskExitError( void );
\r
163 /*-----------------------------------------------------------*/
\r
166 * The number of SysTick increments that make up one tick period.
\r
168 #if configUSE_TICKLESS_IDLE == 1
\r
169 static uint32_t ulTimerCountsForOneTick = 0;
\r
170 #endif /* configUSE_TICKLESS_IDLE */
\r
173 * The maximum number of tick periods that can be suppressed is limited by the
\r
174 * 24 bit resolution of the SysTick timer.
\r
176 #if configUSE_TICKLESS_IDLE == 1
\r
177 static uint32_t xMaximumPossibleSuppressedTicks = 0;
\r
178 #endif /* configUSE_TICKLESS_IDLE */
\r
181 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
182 * power functionality only.
\r
184 #if configUSE_TICKLESS_IDLE == 1
\r
185 static uint32_t ulStoppedTimerCompensation = 0;
\r
186 #endif /* configUSE_TICKLESS_IDLE */
\r
189 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
190 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
191 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
193 #if ( configASSERT_DEFINED == 1 )
\r
194 static uint8_t ucMaxSysCallPriority = 0;
\r
195 static uint32_t ulMaxPRIGROUPValue = 0;
\r
196 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
197 #endif /* configASSERT_DEFINED */
\r
199 /*-----------------------------------------------------------*/
\r
202 * See header file for description.
\r
204 StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
\r
206 /* Simulate the stack frame as it would be created by a context switch
\r
208 pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
\r
209 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
211 *pxTopOfStack = ( StackType_t ) pxCode; /* PC */
\r
213 *pxTopOfStack = ( StackType_t ) prvTaskExitError; /* LR */
\r
214 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
215 *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
\r
216 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
218 return pxTopOfStack;
\r
220 /*-----------------------------------------------------------*/
\r
222 static void prvTaskExitError( void )
\r
224 /* A function that implements a task must not exit or attempt to return to
\r
225 its caller as there is nothing to return to. If a task wants to exit it
\r
226 should instead call vTaskDelete( NULL ).
\r
228 Artificially force an assert() to be triggered if configASSERT() is
\r
229 defined, then stop here so application writers can catch the error. */
\r
230 configASSERT( uxCriticalNesting == ~0UL );
\r
231 portDISABLE_INTERRUPTS();
\r
234 /*-----------------------------------------------------------*/
\r
237 * See header file for description.
\r
239 BaseType_t xPortStartScheduler( void )
\r
241 #if( configASSERT_DEFINED == 1 )
\r
243 volatile uint32_t ulOriginalPriority;
\r
244 volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
245 volatile uint8_t ucMaxPriorityValue;
\r
247 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
248 functions can be called. ISR safe functions are those that end in
\r
249 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
250 ensure interrupt entry is as fast and simple as possible.
\r
252 Save the interrupt priority value that is about to be clobbered. */
\r
253 ulOriginalPriority = *pucFirstUserPriorityRegister;
\r
255 /* Determine the number of priority bits available. First write to all
\r
257 *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
259 /* Read the value back to see how many bits stuck. */
\r
260 ucMaxPriorityValue = *pucFirstUserPriorityRegister;
\r
262 /* Use the same mask on the maximum system call priority. */
\r
263 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
265 /* Calculate the maximum acceptable priority group value for the number
\r
266 of bits read back. */
\r
267 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
268 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
270 ulMaxPRIGROUPValue--;
\r
271 ucMaxPriorityValue <<= ( uint8_t ) 0x01;
\r
274 /* Shift the priority group value back to its position within the AIRCR
\r
276 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
277 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
279 /* Restore the clobbered interrupt priority register to its original
\r
281 *pucFirstUserPriorityRegister = ulOriginalPriority;
\r
283 #endif /* conifgASSERT_DEFINED */
\r
285 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
286 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
287 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
289 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
291 vPortSetupTimerInterrupt();
\r
293 /* Initialise the critical nesting count ready for the first task. */
\r
294 uxCriticalNesting = 0;
\r
296 /* Start the first task. */
\r
297 vPortStartFirstTask();
\r
299 /* Should not get here! */
\r
302 /*-----------------------------------------------------------*/
\r
304 void vPortEndScheduler( void )
\r
306 /* Not implemented in ports where there is nothing to return to.
\r
307 Artificially force an assert. */
\r
308 configASSERT( uxCriticalNesting == 1000UL );
\r
310 /*-----------------------------------------------------------*/
\r
312 void vPortYield( void )
\r
314 /* Set a PendSV to request a context switch. */
\r
315 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
317 /* Barriers are normally not required but do ensure the code is completely
\r
318 within the specified behaviour for the architecture. */
\r
322 /*-----------------------------------------------------------*/
\r
324 void vPortEnterCritical( void )
\r
326 portDISABLE_INTERRUPTS();
\r
327 uxCriticalNesting++;
\r
331 /* This is not the interrupt safe version of the enter critical function so
\r
332 assert() if it is being called from an interrupt context. Only API
\r
333 functions that end in "FromISR" can be used in an interrupt. Only assert if
\r
334 the critical nesting count is 1 to protect against recursive calls if the
\r
335 assert function also uses a critical section. */
\r
336 if( uxCriticalNesting == 1 )
\r
338 configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
\r
341 /*-----------------------------------------------------------*/
\r
343 void vPortExitCritical( void )
\r
345 configASSERT( uxCriticalNesting );
\r
346 uxCriticalNesting--;
\r
347 if( uxCriticalNesting == 0 )
\r
349 portENABLE_INTERRUPTS();
\r
352 /*-----------------------------------------------------------*/
\r
354 void xPortSysTickHandler( void )
\r
356 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
357 executes all interrupts must be unmasked. There is therefore no need to
\r
358 save and then restore the interrupt mask value as its value is already
\r
360 ( void ) portSET_INTERRUPT_MASK_FROM_ISR();
\r
362 /* Increment the RTOS tick. */
\r
363 if( xTaskIncrementTick() != pdFALSE )
\r
365 /* A context switch is required. Context switching is performed in
\r
366 the PendSV interrupt. Pend the PendSV interrupt. */
\r
367 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
370 portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
\r
372 /*-----------------------------------------------------------*/
\r
374 #if configUSE_TICKLESS_IDLE == 1
\r
376 __weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
\r
378 uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
\r
379 TickType_t xModifiableIdleTime;
\r
381 /* Make sure the SysTick reload value does not overflow the counter. */
\r
382 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
384 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
387 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
388 is accounted for as best it can be, but using the tickless mode will
\r
389 inevitably result in some tiny drift of the time maintained by the
\r
390 kernel with respect to calendar time. */
\r
391 portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
\r
393 /* Calculate the reload value required to wait xExpectedIdleTime
\r
394 tick periods. -1 is used because this code will execute part way
\r
395 through one of the tick periods. */
\r
396 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
397 if( ulReloadValue > ulStoppedTimerCompensation )
\r
399 ulReloadValue -= ulStoppedTimerCompensation;
\r
402 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
403 method as that will mask interrupts that should exit sleep mode. */
\r
404 __disable_interrupt();
\r
406 /* If a context switch is pending or a task is waiting for the scheduler
\r
407 to be unsuspended then abandon the low power entry. */
\r
408 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
410 /* Restart from whatever is left in the count register to complete
\r
411 this tick period. */
\r
412 portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
414 /* Restart SysTick. */
\r
415 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
417 /* Reset the reload register to the value required for normal tick
\r
419 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
421 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
423 __enable_interrupt();
\r
427 /* Set the new reload value. */
\r
428 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
430 /* Clear the SysTick count flag and set the count value back to
\r
432 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
434 /* Restart SysTick. */
\r
435 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
437 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
438 set its parameter to 0 to indicate that its implementation contains
\r
439 its own wait for interrupt or wait for event instruction, and so wfi
\r
440 should not be executed again. However, the original expected idle
\r
441 time variable must remain unmodified, so a copy is taken. */
\r
442 xModifiableIdleTime = xExpectedIdleTime;
\r
443 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
444 if( xModifiableIdleTime > 0 )
\r
450 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
452 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
453 accounted for as best it can be, but using the tickless mode will
\r
454 inevitably result in some tiny drift of the time maintained by the
\r
455 kernel with respect to calendar time. */
\r
456 ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
\r
457 portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
\r
459 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
461 __enable_interrupt();
\r
463 if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
465 uint32_t ulCalculatedLoadValue;
\r
467 /* The tick interrupt has already executed, and the SysTick
\r
468 count reloaded with ulReloadValue. Reset the
\r
469 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
471 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
473 /* Don't allow a tiny value, or values that have somehow
\r
474 underflowed because the post sleep hook did something
\r
475 that took too long. */
\r
476 if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
\r
478 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
\r
481 portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
\r
483 /* The tick interrupt handler will already have pended the tick
\r
484 processing in the kernel. As the pending tick will be
\r
485 processed as soon as this function exits, the tick value
\r
486 maintained by the tick is stepped forward by one less than the
\r
487 time spent waiting. */
\r
488 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
492 /* Something other than the tick interrupt ended the sleep.
\r
493 Work out how long the sleep lasted rounded to complete tick
\r
494 periods (not the ulReload value which accounted for part
\r
496 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
498 /* How many complete tick periods passed while the processor
\r
500 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
502 /* The reload value is set to whatever fraction of a single tick
\r
504 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
507 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
508 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
509 value. The critical section is used to ensure the tick interrupt
\r
510 can only execute once in the case that the reload register is near
\r
512 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
513 portENTER_CRITICAL();
\r
515 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
516 vTaskStepTick( ulCompleteTickPeriods );
\r
517 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
519 portEXIT_CRITICAL();
\r
523 #endif /* #if configUSE_TICKLESS_IDLE */
\r
524 /*-----------------------------------------------------------*/
\r
527 * Setup the systick timer to generate the tick interrupts at the required
\r
530 __weak void vPortSetupTimerInterrupt( void )
\r
532 /* Calculate the constants required to configure the tick interrupt. */
\r
533 #if configUSE_TICKLESS_IDLE == 1
\r
535 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
536 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
537 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
539 #endif /* configUSE_TICKLESS_IDLE */
\r
541 /* Configure SysTick to interrupt at the requested rate. */
\r
542 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
\r
543 portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
\r
545 /*-----------------------------------------------------------*/
\r
547 #if( configASSERT_DEFINED == 1 )
\r
549 void vPortValidateInterruptPriority( void )
\r
551 uint32_t ulCurrentInterrupt;
\r
552 uint8_t ucCurrentPriority;
\r
554 /* Obtain the number of the currently executing interrupt. */
\r
555 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
\r
557 /* Is the interrupt number a user defined interrupt? */
\r
558 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
560 /* Look up the interrupt's priority. */
\r
561 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
563 /* The following assertion will fail if a service routine (ISR) for
\r
564 an interrupt that has been assigned a priority above
\r
565 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
566 function. ISR safe FreeRTOS API functions must *only* be called
\r
567 from interrupts that have been assigned a priority at or below
\r
568 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
570 Numerically low interrupt priority numbers represent logically high
\r
571 interrupt priorities, therefore the priority of the interrupt must
\r
572 be set to a value equal to or numerically *higher* than
\r
573 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
575 Interrupts that use the FreeRTOS API must not be left at their
\r
576 default priority of zero as that is the highest possible priority,
\r
577 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
578 and therefore also guaranteed to be invalid.
\r
580 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
581 interrupt entry is as fast and simple as possible.
\r
583 The following links provide detailed information:
\r
584 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
585 http://www.freertos.org/FAQHelp.html */
\r
586 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
589 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
590 that define each interrupt's priority to be split between bits that
\r
591 define the interrupt's pre-emption priority bits and bits that define
\r
592 the interrupt's sub-priority. For simplicity all bits must be defined
\r
593 to be pre-emption priority bits. The following assertion will fail if
\r
594 this is not the case (if some bits represent a sub-priority).
\r
596 If the application only uses CMSIS libraries for interrupt
\r
597 configuration then the correct setting can be achieved on all Cortex-M
\r
598 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
599 scheduler. Note however that some vendor specific peripheral libraries
\r
600 assume a non-zero priority group setting, in which cases using a value
\r
601 of zero will result in unpredicable behaviour. */
\r
602 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
605 #endif /* configASSERT_DEFINED */
\r