2 FreeRTOS V8.0.0:rc1 - Copyright (C) 2014 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS provides completely free yet professionally developed, *
\r
10 * robust, strictly quality controlled, supported, and cross *
\r
11 * platform software that has become a de facto standard. *
\r
13 * Help yourself get started quickly and support the FreeRTOS *
\r
14 * project by purchasing a FreeRTOS tutorial book, reference *
\r
15 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
19 ***************************************************************************
\r
21 This file is part of the FreeRTOS distribution.
\r
23 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
24 the terms of the GNU General Public License (version 2) as published by the
\r
25 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
27 >>! NOTE: The modification to the GPL is included to allow you to distribute
\r
28 >>! a combined work that includes FreeRTOS without being obliged to provide
\r
29 >>! the source code for proprietary components outside of the FreeRTOS
\r
32 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
33 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
34 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
35 link: http://www.freertos.org/a00114.html
\r
39 ***************************************************************************
\r
41 * Having a problem? Start by reading the FAQ "My application does *
\r
42 * not run, what could be wrong?" *
\r
44 * http://www.FreeRTOS.org/FAQHelp.html *
\r
46 ***************************************************************************
\r
48 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
49 license and Real Time Engineers Ltd. contact details.
\r
51 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
52 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
53 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
55 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
56 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
57 licenses offer ticketed support, indemnification and middleware.
\r
59 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
60 engineered and independently SIL3 certified version for use in safety and
\r
61 mission critical applications that require provable dependability.
\r
66 /*-----------------------------------------------------------
\r
67 * Implementation of functions defined in portable.h for the ARM CM3 port.
\r
68 *----------------------------------------------------------*/
\r
71 #include <intrinsics.h>
\r
73 /* Scheduler includes. */
\r
74 #include "FreeRTOS.h"
\r
77 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
78 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
81 #ifndef configSYSTICK_CLOCK_HZ
\r
82 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
83 /* Ensure the SysTick is clocked at the same frequency as the core. */
\r
84 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
86 /* The way the SysTick is clocked is not modified in case it is not the same
\r
88 #define portNVIC_SYSTICK_CLK_BIT ( 0 )
\r
91 /* Constants required to manipulate the core. Registers first... */
\r
92 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000e010 ) )
\r
93 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile uint32_t * ) 0xe000e014 ) )
\r
94 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile uint32_t * ) 0xe000e018 ) )
\r
95 #define portNVIC_SYSPRI2_REG ( * ( ( volatile uint32_t * ) 0xe000ed20 ) )
\r
96 /* ...then bits in the registers. */
\r
97 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
98 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
99 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
100 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
101 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
103 #define portNVIC_PENDSV_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
104 #define portNVIC_SYSTICK_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
106 /* Constants required to check the validity of an interrupt priority. */
\r
107 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
108 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
109 #define portAIRCR_REG ( * ( ( volatile uint32_t * ) 0xE000ED0C ) )
\r
110 #define portMAX_8_BIT_VALUE ( ( uint8_t ) 0xff )
\r
111 #define portTOP_BIT_OF_BYTE ( ( uint8_t ) 0x80 )
\r
112 #define portMAX_PRIGROUP_BITS ( ( uint8_t ) 7 )
\r
113 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
114 #define portPRIGROUP_SHIFT ( 8UL )
\r
116 /* Constants required to set up the initial stack. */
\r
117 #define portINITIAL_XPSR ( 0x01000000 )
\r
119 /* The systick is a 24-bit counter. */
\r
120 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
122 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
123 occurred while the SysTick counter is stopped during tickless idle
\r
125 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
127 /* For backward compatibility, ensure configKERNEL_INTERRUPT_PRIORITY is
\r
128 defined. The value 255 should also ensure backward compatibility.
\r
129 FreeRTOS.org versions prior to V4.3.0 did not include this definition. */
\r
130 #ifndef configKERNEL_INTERRUPT_PRIORITY
\r
131 #define configKERNEL_INTERRUPT_PRIORITY 255
\r
134 /* Each task maintains its own interrupt status in the critical nesting
\r
136 static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;
\r
139 * Setup the timer to generate the tick interrupts. The implementation in this
\r
140 * file is weak to allow application writers to change the timer used to
\r
141 * generate the tick interrupt.
\r
143 void vPortSetupTimerInterrupt( void );
\r
146 * Exception handlers.
\r
148 void xPortSysTickHandler( void );
\r
151 * Start first task is a separate function so it can be tested in isolation.
\r
153 extern void vPortStartFirstTask( void );
\r
156 * Used to catch tasks that attempt to return from their implementing function.
\r
158 static void prvTaskExitError( void );
\r
160 /*-----------------------------------------------------------*/
\r
163 * The number of SysTick increments that make up one tick period.
\r
165 #if configUSE_TICKLESS_IDLE == 1
\r
166 static uint32_t ulTimerCountsForOneTick = 0;
\r
167 #endif /* configUSE_TICKLESS_IDLE */
\r
170 * The maximum number of tick periods that can be suppressed is limited by the
\r
171 * 24 bit resolution of the SysTick timer.
\r
173 #if configUSE_TICKLESS_IDLE == 1
\r
174 static uint32_t xMaximumPossibleSuppressedTicks = 0;
\r
175 #endif /* configUSE_TICKLESS_IDLE */
\r
178 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
179 * power functionality only.
\r
181 #if configUSE_TICKLESS_IDLE == 1
\r
182 static uint32_t ulStoppedTimerCompensation = 0;
\r
183 #endif /* configUSE_TICKLESS_IDLE */
\r
186 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
187 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
188 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
190 #if ( configASSERT_DEFINED == 1 )
\r
191 static uint8_t ucMaxSysCallPriority = 0;
\r
192 static uint32_t ulMaxPRIGROUPValue = 0;
\r
193 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
194 #endif /* configASSERT_DEFINED */
\r
196 /*-----------------------------------------------------------*/
\r
199 * See header file for description.
\r
201 StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
\r
203 /* Simulate the stack frame as it would be created by a context switch
\r
205 pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
\r
206 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
208 *pxTopOfStack = ( StackType_t ) pxCode; /* PC */
\r
210 *pxTopOfStack = ( StackType_t ) prvTaskExitError; /* LR */
\r
211 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
212 *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
\r
213 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
215 return pxTopOfStack;
\r
217 /*-----------------------------------------------------------*/
\r
219 static void prvTaskExitError( void )
\r
221 /* A function that implements a task must not exit or attempt to return to
\r
222 its caller as there is nothing to return to. If a task wants to exit it
\r
223 should instead call vTaskDelete( NULL ).
\r
225 Artificially force an assert() to be triggered if configASSERT() is
\r
226 defined, then stop here so application writers can catch the error. */
\r
227 configASSERT( uxCriticalNesting == ~0UL );
\r
228 portDISABLE_INTERRUPTS();
\r
231 /*-----------------------------------------------------------*/
\r
234 * See header file for description.
\r
236 BaseType_t xPortStartScheduler( void )
\r
238 #if( configASSERT_DEFINED == 1 )
\r
240 volatile uint32_t ulOriginalPriority;
\r
241 volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
242 volatile uint8_t ucMaxPriorityValue;
\r
244 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
245 functions can be called. ISR safe functions are those that end in
\r
246 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
247 ensure interrupt entry is as fast and simple as possible.
\r
249 Save the interrupt priority value that is about to be clobbered. */
\r
250 ulOriginalPriority = *pucFirstUserPriorityRegister;
\r
252 /* Determine the number of priority bits available. First write to all
\r
254 *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
256 /* Read the value back to see how many bits stuck. */
\r
257 ucMaxPriorityValue = *pucFirstUserPriorityRegister;
\r
259 /* Use the same mask on the maximum system call priority. */
\r
260 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
262 /* Calculate the maximum acceptable priority group value for the number
\r
263 of bits read back. */
\r
264 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
265 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
267 ulMaxPRIGROUPValue--;
\r
268 ucMaxPriorityValue <<= ( uint8_t ) 0x01;
\r
271 /* Shift the priority group value back to its position within the AIRCR
\r
273 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
274 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
276 /* Restore the clobbered interrupt priority register to its original
\r
278 *pucFirstUserPriorityRegister = ulOriginalPriority;
\r
280 #endif /* conifgASSERT_DEFINED */
\r
282 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
283 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
284 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
286 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
288 vPortSetupTimerInterrupt();
\r
290 /* Initialise the critical nesting count ready for the first task. */
\r
291 uxCriticalNesting = 0;
\r
293 /* Start the first task. */
\r
294 vPortStartFirstTask();
\r
296 /* Should not get here! */
\r
299 /*-----------------------------------------------------------*/
\r
301 void vPortEndScheduler( void )
\r
303 /* Not implemented in ports where there is nothing to return to.
\r
304 Artificially force an assert. */
\r
305 configASSERT( uxCriticalNesting == 1000UL );
\r
307 /*-----------------------------------------------------------*/
\r
309 void vPortYield( void )
\r
311 /* Set a PendSV to request a context switch. */
\r
312 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
314 /* Barriers are normally not required but do ensure the code is completely
\r
315 within the specified behaviour for the architecture. */
\r
319 /*-----------------------------------------------------------*/
\r
321 void vPortEnterCritical( void )
\r
323 portDISABLE_INTERRUPTS();
\r
324 uxCriticalNesting++;
\r
328 /*-----------------------------------------------------------*/
\r
330 void vPortExitCritical( void )
\r
332 configASSERT( uxCriticalNesting );
\r
333 uxCriticalNesting--;
\r
334 if( uxCriticalNesting == 0 )
\r
336 portENABLE_INTERRUPTS();
\r
339 /*-----------------------------------------------------------*/
\r
341 void xPortSysTickHandler( void )
\r
343 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
344 executes all interrupts must be unmasked. There is therefore no need to
\r
345 save and then restore the interrupt mask value as its value is already
\r
347 ( void ) portSET_INTERRUPT_MASK_FROM_ISR();
\r
349 /* Increment the RTOS tick. */
\r
350 if( xTaskIncrementTick() != pdFALSE )
\r
352 /* A context switch is required. Context switching is performed in
\r
353 the PendSV interrupt. Pend the PendSV interrupt. */
\r
354 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
357 portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
\r
359 /*-----------------------------------------------------------*/
\r
361 #if configUSE_TICKLESS_IDLE == 1
\r
363 __weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
\r
365 uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
\r
366 TickType_t xModifiableIdleTime;
\r
368 /* Make sure the SysTick reload value does not overflow the counter. */
\r
369 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
371 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
374 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
375 is accounted for as best it can be, but using the tickless mode will
\r
376 inevitably result in some tiny drift of the time maintained by the
\r
377 kernel with respect to calendar time. */
\r
378 portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
\r
380 /* Calculate the reload value required to wait xExpectedIdleTime
\r
381 tick periods. -1 is used because this code will execute part way
\r
382 through one of the tick periods. */
\r
383 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
384 if( ulReloadValue > ulStoppedTimerCompensation )
\r
386 ulReloadValue -= ulStoppedTimerCompensation;
\r
389 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
390 method as that will mask interrupts that should exit sleep mode. */
\r
391 __disable_interrupt();
\r
393 /* If a context switch is pending or a task is waiting for the scheduler
\r
394 to be unsuspended then abandon the low power entry. */
\r
395 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
397 /* Restart from whatever is left in the count register to complete
\r
398 this tick period. */
\r
399 portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
401 /* Restart SysTick. */
\r
402 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
404 /* Reset the reload register to the value required for normal tick
\r
406 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
408 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
410 __enable_interrupt();
\r
414 /* Set the new reload value. */
\r
415 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
417 /* Clear the SysTick count flag and set the count value back to
\r
419 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
421 /* Restart SysTick. */
\r
422 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
424 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
425 set its parameter to 0 to indicate that its implementation contains
\r
426 its own wait for interrupt or wait for event instruction, and so wfi
\r
427 should not be executed again. However, the original expected idle
\r
428 time variable must remain unmodified, so a copy is taken. */
\r
429 xModifiableIdleTime = xExpectedIdleTime;
\r
430 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
431 if( xModifiableIdleTime > 0 )
\r
437 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
439 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
440 accounted for as best it can be, but using the tickless mode will
\r
441 inevitably result in some tiny drift of the time maintained by the
\r
442 kernel with respect to calendar time. */
\r
443 ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
\r
444 portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
\r
446 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
448 __enable_interrupt();
\r
450 if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
452 uint32_t ulCalculatedLoadValue;
\r
454 /* The tick interrupt has already executed, and the SysTick
\r
455 count reloaded with ulReloadValue. Reset the
\r
456 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
458 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
460 /* Don't allow a tiny value, or values that have somehow
\r
461 underflowed because the post sleep hook did something
\r
462 that took too long. */
\r
463 if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
\r
465 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
\r
468 portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
\r
470 /* The tick interrupt handler will already have pended the tick
\r
471 processing in the kernel. As the pending tick will be
\r
472 processed as soon as this function exits, the tick value
\r
473 maintained by the tick is stepped forward by one less than the
\r
474 time spent waiting. */
\r
475 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
479 /* Something other than the tick interrupt ended the sleep.
\r
480 Work out how long the sleep lasted rounded to complete tick
\r
481 periods (not the ulReload value which accounted for part
\r
483 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
485 /* How many complete tick periods passed while the processor
\r
487 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
489 /* The reload value is set to whatever fraction of a single tick
\r
491 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
494 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
495 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
496 value. The critical section is used to ensure the tick interrupt
\r
497 can only execute once in the case that the reload register is near
\r
499 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
500 portENTER_CRITICAL();
\r
502 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
503 vTaskStepTick( ulCompleteTickPeriods );
\r
504 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
506 portEXIT_CRITICAL();
\r
510 #endif /* #if configUSE_TICKLESS_IDLE */
\r
511 /*-----------------------------------------------------------*/
\r
514 * Setup the systick timer to generate the tick interrupts at the required
\r
517 __weak void vPortSetupTimerInterrupt( void )
\r
519 /* Calculate the constants required to configure the tick interrupt. */
\r
520 #if configUSE_TICKLESS_IDLE == 1
\r
522 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
523 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
524 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
526 #endif /* configUSE_TICKLESS_IDLE */
\r
528 /* Configure SysTick to interrupt at the requested rate. */
\r
529 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
\r
530 portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
\r
532 /*-----------------------------------------------------------*/
\r
534 #if( configASSERT_DEFINED == 1 )
\r
536 void vPortValidateInterruptPriority( void )
\r
538 uint32_t ulCurrentInterrupt;
\r
539 uint8_t ucCurrentPriority;
\r
541 /* Obtain the number of the currently executing interrupt. */
\r
542 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
\r
544 /* Is the interrupt number a user defined interrupt? */
\r
545 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
547 /* Look up the interrupt's priority. */
\r
548 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
550 /* The following assertion will fail if a service routine (ISR) for
\r
551 an interrupt that has been assigned a priority above
\r
552 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
553 function. ISR safe FreeRTOS API functions must *only* be called
\r
554 from interrupts that have been assigned a priority at or below
\r
555 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
557 Numerically low interrupt priority numbers represent logically high
\r
558 interrupt priorities, therefore the priority of the interrupt must
\r
559 be set to a value equal to or numerically *higher* than
\r
560 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
562 Interrupts that use the FreeRTOS API must not be left at their
\r
563 default priority of zero as that is the highest possible priority,
\r
564 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
565 and therefore also guaranteed to be invalid.
\r
567 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
568 interrupt entry is as fast and simple as possible.
\r
570 The following links provide detailed information:
\r
571 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
572 http://www.freertos.org/FAQHelp.html */
\r
573 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
576 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
577 that define each interrupt's priority to be split between bits that
\r
578 define the interrupt's pre-emption priority bits and bits that define
\r
579 the interrupt's sub-priority. For simplicity all bits must be defined
\r
580 to be pre-emption priority bits. The following assertion will fail if
\r
581 this is not the case (if some bits represent a sub-priority).
\r
583 If the application only uses CMSIS libraries for interrupt
\r
584 configuration then the correct setting can be achieved on all Cortex-M
\r
585 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
586 scheduler. Note however that some vendor specific peripheral libraries
\r
587 assume a non-zero priority group setting, in which cases using a value
\r
588 of zero will result in unpredicable behaviour. */
\r
589 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
592 #endif /* configASSERT_DEFINED */
\r