2 FreeRTOS V7.6.0 - Copyright (C) 2013 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS provides completely free yet professionally developed, *
\r
10 * robust, strictly quality controlled, supported, and cross *
\r
11 * platform software that has become a de facto standard. *
\r
13 * Help yourself get started quickly and support the FreeRTOS *
\r
14 * project by purchasing a FreeRTOS tutorial book, reference *
\r
15 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
19 ***************************************************************************
\r
21 This file is part of the FreeRTOS distribution.
\r
23 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
24 the terms of the GNU General Public License (version 2) as published by the
\r
25 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
27 >>! NOTE: The modification to the GPL is included to allow you to distribute
\r
28 >>! a combined work that includes FreeRTOS without being obliged to provide
\r
29 >>! the source code for proprietary components outside of the FreeRTOS
\r
32 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
33 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
34 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
35 link: http://www.freertos.org/a00114.html
\r
39 ***************************************************************************
\r
41 * Having a problem? Start by reading the FAQ "My application does *
\r
42 * not run, what could be wrong?" *
\r
44 * http://www.FreeRTOS.org/FAQHelp.html *
\r
46 ***************************************************************************
\r
48 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
49 license and Real Time Engineers Ltd. contact details.
\r
51 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
52 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
53 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
55 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
56 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
57 licenses offer ticketed support, indemnification and middleware.
\r
59 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
60 engineered and independently SIL3 certified version for use in safety and
\r
61 mission critical applications that require provable dependability.
\r
66 /*-----------------------------------------------------------
\r
67 * Implementation of functions defined in portable.h for the ARM CM3 port.
\r
68 *----------------------------------------------------------*/
\r
71 #include <intrinsics.h>
\r
73 /* Scheduler includes. */
\r
74 #include "FreeRTOS.h"
\r
77 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
78 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
81 #ifndef configSYSTICK_CLOCK_HZ
\r
82 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
85 /* Constants required to manipulate the core. Registers first... */
\r
86 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile unsigned long * ) 0xe000e010 ) )
\r
87 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile unsigned long * ) 0xe000e014 ) )
\r
88 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile unsigned long * ) 0xe000e018 ) )
\r
89 #define portNVIC_SYSPRI2_REG ( * ( ( volatile unsigned long * ) 0xe000ed20 ) )
\r
90 /* ...then bits in the registers. */
\r
91 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
92 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
93 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
94 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
95 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
96 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
98 #define portNVIC_PENDSV_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
99 #define portNVIC_SYSTICK_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
101 /* Constants required to check the validity of an interrupt priority. */
\r
102 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
103 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
104 #define portAIRCR_REG ( * ( ( volatile unsigned long * ) 0xE000ED0C ) )
\r
105 #define portMAX_8_BIT_VALUE ( ( unsigned char ) 0xff )
\r
106 #define portTOP_BIT_OF_BYTE ( ( unsigned char ) 0x80 )
\r
107 #define portMAX_PRIGROUP_BITS ( ( unsigned char ) 7 )
\r
108 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
109 #define portPRIGROUP_SHIFT ( 8UL )
\r
111 /* Constants required to set up the initial stack. */
\r
112 #define portINITIAL_XPSR ( 0x01000000 )
\r
114 /* The systick is a 24-bit counter. */
\r
115 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
117 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
118 occurred while the SysTick counter is stopped during tickless idle
\r
120 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
122 /* For backward compatibility, ensure configKERNEL_INTERRUPT_PRIORITY is
\r
123 defined. The value 255 should also ensure backward compatibility.
\r
124 FreeRTOS.org versions prior to V4.3.0 did not include this definition. */
\r
125 #ifndef configKERNEL_INTERRUPT_PRIORITY
\r
126 #define configKERNEL_INTERRUPT_PRIORITY 255
\r
129 /* Each task maintains its own interrupt status in the critical nesting
\r
131 static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;
\r
134 * Setup the timer to generate the tick interrupts. The implementation in this
\r
135 * file is weak to allow application writers to change the timer used to
\r
136 * generate the tick interrupt.
\r
138 void vPortSetupTimerInterrupt( void );
\r
141 * Exception handlers.
\r
143 void xPortSysTickHandler( void );
\r
146 * Start first task is a separate function so it can be tested in isolation.
\r
148 extern void vPortStartFirstTask( void );
\r
151 * Used to catch tasks that attempt to return from their implementing function.
\r
153 static void prvTaskExitError( void );
\r
155 /*-----------------------------------------------------------*/
\r
158 * The number of SysTick increments that make up one tick period.
\r
160 #if configUSE_TICKLESS_IDLE == 1
\r
161 static unsigned long ulTimerCountsForOneTick = 0;
\r
162 #endif /* configUSE_TICKLESS_IDLE */
\r
165 * The maximum number of tick periods that can be suppressed is limited by the
\r
166 * 24 bit resolution of the SysTick timer.
\r
168 #if configUSE_TICKLESS_IDLE == 1
\r
169 static unsigned long xMaximumPossibleSuppressedTicks = 0;
\r
170 #endif /* configUSE_TICKLESS_IDLE */
\r
173 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
174 * power functionality only.
\r
176 #if configUSE_TICKLESS_IDLE == 1
\r
177 static unsigned long ulStoppedTimerCompensation = 0;
\r
178 #endif /* configUSE_TICKLESS_IDLE */
\r
181 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
182 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
183 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
185 #if ( configASSERT_DEFINED == 1 )
\r
186 static unsigned char ucMaxSysCallPriority = 0;
\r
187 static unsigned long ulMaxPRIGROUPValue = 0;
\r
188 static const volatile unsigned char * const pcInterruptPriorityRegisters = ( const volatile unsigned char * const ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
189 #endif /* configASSERT_DEFINED */
\r
191 /*-----------------------------------------------------------*/
\r
194 * See header file for description.
\r
196 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
198 /* Simulate the stack frame as it would be created by a context switch
\r
200 pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
\r
201 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
203 *pxTopOfStack = ( portSTACK_TYPE ) pxCode; /* PC */
\r
205 *pxTopOfStack = ( portSTACK_TYPE ) prvTaskExitError; /* LR */
\r
206 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
207 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
208 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
210 return pxTopOfStack;
\r
212 /*-----------------------------------------------------------*/
\r
214 static void prvTaskExitError( void )
\r
216 /* A function that implements a task must not exit or attempt to return to
\r
217 its caller as there is nothing to return to. If a task wants to exit it
\r
218 should instead call vTaskDelete( NULL ).
\r
220 Artificially force an assert() to be triggered if configASSERT() is
\r
221 defined, then stop here so application writers can catch the error. */
\r
222 configASSERT( uxCriticalNesting == ~0UL );
\r
223 portDISABLE_INTERRUPTS();
\r
226 /*-----------------------------------------------------------*/
\r
229 * See header file for description.
\r
231 portBASE_TYPE xPortStartScheduler( void )
\r
233 #if( configASSERT_DEFINED == 1 )
\r
235 volatile unsigned long ulOriginalPriority;
\r
236 volatile char * const pcFirstUserPriorityRegister = ( volatile char * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
237 volatile unsigned char ucMaxPriorityValue;
\r
239 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
240 functions can be called. ISR safe functions are those that end in
\r
241 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
242 ensure interrupt entry is as fast and simple as possible.
\r
244 Save the interrupt priority value that is about to be clobbered. */
\r
245 ulOriginalPriority = *pcFirstUserPriorityRegister;
\r
247 /* Determine the number of priority bits available. First write to all
\r
249 *pcFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
251 /* Read the value back to see how many bits stuck. */
\r
252 ucMaxPriorityValue = *pcFirstUserPriorityRegister;
\r
254 /* Use the same mask on the maximum system call priority. */
\r
255 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
257 /* Calculate the maximum acceptable priority group value for the number
\r
258 of bits read back. */
\r
259 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
260 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
262 ulMaxPRIGROUPValue--;
\r
263 ucMaxPriorityValue <<= ( unsigned char ) 0x01;
\r
266 /* Shift the priority group value back to its position within the AIRCR
\r
268 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
269 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
271 /* Restore the clobbered interrupt priority register to its original
\r
273 *pcFirstUserPriorityRegister = ulOriginalPriority;
\r
275 #endif /* conifgASSERT_DEFINED */
\r
277 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
278 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
279 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
281 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
283 vPortSetupTimerInterrupt();
\r
285 /* Initialise the critical nesting count ready for the first task. */
\r
286 uxCriticalNesting = 0;
\r
288 /* Start the first task. */
\r
289 vPortStartFirstTask();
\r
291 /* Should not get here! */
\r
294 /*-----------------------------------------------------------*/
\r
296 void vPortEndScheduler( void )
\r
298 /* It is unlikely that the CM3 port will require this function as there
\r
299 is nothing to return to. */
\r
301 /*-----------------------------------------------------------*/
\r
303 void vPortYield( void )
\r
305 /* Set a PendSV to request a context switch. */
\r
306 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
308 /* Barriers are normally not required but do ensure the code is completely
\r
309 within the specified behaviour for the architecture. */
\r
313 /*-----------------------------------------------------------*/
\r
315 void vPortEnterCritical( void )
\r
317 portDISABLE_INTERRUPTS();
\r
318 uxCriticalNesting++;
\r
322 /*-----------------------------------------------------------*/
\r
324 void vPortExitCritical( void )
\r
326 uxCriticalNesting--;
\r
327 if( uxCriticalNesting == 0 )
\r
329 portENABLE_INTERRUPTS();
\r
332 /*-----------------------------------------------------------*/
\r
334 void xPortSysTickHandler( void )
\r
336 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
337 executes all interrupts must be unmasked. There is therefore no need to
\r
338 save and then restore the interrupt mask value as its value is already
\r
340 ( void ) portSET_INTERRUPT_MASK_FROM_ISR();
\r
342 /* Increment the RTOS tick. */
\r
343 if( xTaskIncrementTick() != pdFALSE )
\r
345 /* A context switch is required. Context switching is performed in
\r
346 the PendSV interrupt. Pend the PendSV interrupt. */
\r
347 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
350 portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
\r
352 /*-----------------------------------------------------------*/
\r
354 #if configUSE_TICKLESS_IDLE == 1
\r
356 __weak void vPortSuppressTicksAndSleep( portTickType xExpectedIdleTime )
\r
358 unsigned long ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
\r
359 portTickType xModifiableIdleTime;
\r
361 /* Make sure the SysTick reload value does not overflow the counter. */
\r
362 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
364 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
367 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
368 is accounted for as best it can be, but using the tickless mode will
\r
369 inevitably result in some tiny drift of the time maintained by the
\r
370 kernel with respect to calendar time. */
\r
371 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
373 /* Calculate the reload value required to wait xExpectedIdleTime
\r
374 tick periods. -1 is used because this code will execute part way
\r
375 through one of the tick periods. */
\r
376 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
377 if( ulReloadValue > ulStoppedTimerCompensation )
\r
379 ulReloadValue -= ulStoppedTimerCompensation;
\r
382 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
383 method as that will mask interrupts that should exit sleep mode. */
\r
384 __disable_interrupt();
\r
386 /* If a context switch is pending or a task is waiting for the scheduler
\r
387 to be unsuspended then abandon the low power entry. */
\r
388 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
390 /* Restart from whatever is left in the count register to complete
\r
391 this tick period. */
\r
392 portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
394 /* Restart SysTick. */
\r
395 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
397 /* Reset the reload register to the value required for normal tick
\r
399 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
401 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
403 __enable_interrupt();
\r
407 /* Set the new reload value. */
\r
408 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
410 /* Clear the SysTick count flag and set the count value back to
\r
412 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
414 /* Restart SysTick. */
\r
415 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
417 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
418 set its parameter to 0 to indicate that its implementation contains
\r
419 its own wait for interrupt or wait for event instruction, and so wfi
\r
420 should not be executed again. However, the original expected idle
\r
421 time variable must remain unmodified, so a copy is taken. */
\r
422 xModifiableIdleTime = xExpectedIdleTime;
\r
423 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
424 if( xModifiableIdleTime > 0 )
\r
430 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
432 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
433 accounted for as best it can be, but using the tickless mode will
\r
434 inevitably result in some tiny drift of the time maintained by the
\r
435 kernel with respect to calendar time. */
\r
436 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
438 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
440 __enable_interrupt();
\r
442 if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
444 unsigned long ulCalculatedLoadValue;
\r
446 /* The tick interrupt has already executed, and the SysTick
\r
447 count reloaded with ulReloadValue. Reset the
\r
448 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
450 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
452 /* Don't allow a tiny value, or values that have somehow
\r
453 underflowed because the post sleep hook did something
\r
454 that took too long. */
\r
455 if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
\r
457 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
\r
460 portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
\r
462 /* The tick interrupt handler will already have pended the tick
\r
463 processing in the kernel. As the pending tick will be
\r
464 processed as soon as this function exits, the tick value
\r
465 maintained by the tick is stepped forward by one less than the
\r
466 time spent waiting. */
\r
467 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
471 /* Something other than the tick interrupt ended the sleep.
\r
472 Work out how long the sleep lasted rounded to complete tick
\r
473 periods (not the ulReload value which accounted for part
\r
475 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
477 /* How many complete tick periods passed while the processor
\r
479 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
481 /* The reload value is set to whatever fraction of a single tick
\r
483 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
486 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
487 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
488 value. The critical section is used to ensure the tick interrupt
\r
489 can only execute once in the case that the reload register is near
\r
491 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
492 portENTER_CRITICAL();
\r
494 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
495 vTaskStepTick( ulCompleteTickPeriods );
\r
496 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
498 portEXIT_CRITICAL();
\r
502 #endif /* #if configUSE_TICKLESS_IDLE */
\r
503 /*-----------------------------------------------------------*/
\r
506 * Setup the systick timer to generate the tick interrupts at the required
\r
509 __weak void vPortSetupTimerInterrupt( void )
\r
511 /* Calculate the constants required to configure the tick interrupt. */
\r
512 #if configUSE_TICKLESS_IDLE == 1
\r
514 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
515 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
516 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
518 #endif /* configUSE_TICKLESS_IDLE */
\r
520 /* Configure SysTick to interrupt at the requested rate. */
\r
521 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
\r
522 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
524 /*-----------------------------------------------------------*/
\r
526 #if( configASSERT_DEFINED == 1 )
\r
528 void vPortValidateInterruptPriority( void )
\r
530 unsigned long ulCurrentInterrupt;
\r
531 unsigned char ucCurrentPriority;
\r
533 /* Obtain the number of the currently executing interrupt. */
\r
534 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
\r
536 /* Is the interrupt number a user defined interrupt? */
\r
537 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
539 /* Look up the interrupt's priority. */
\r
540 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
542 /* The following assertion will fail if a service routine (ISR) for
\r
543 an interrupt that has been assigned a priority above
\r
544 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
545 function. ISR safe FreeRTOS API functions must *only* be called
\r
546 from interrupts that have been assigned a priority at or below
\r
547 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
549 Numerically low interrupt priority numbers represent logically high
\r
550 interrupt priorities, therefore the priority of the interrupt must
\r
551 be set to a value equal to or numerically *higher* than
\r
552 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
554 Interrupts that use the FreeRTOS API must not be left at their
\r
555 default priority of zero as that is the highest possible priority,
\r
556 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
557 and therefore also guaranteed to be invalid.
\r
559 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
560 interrupt entry is as fast and simple as possible.
\r
562 The following links provide detailed information:
\r
563 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
564 http://www.freertos.org/FAQHelp.html */
\r
565 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
568 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
569 that define each interrupt's priority to be split between bits that
\r
570 define the interrupt's pre-emption priority bits and bits that define
\r
571 the interrupt's sub-priority. For simplicity all bits must be defined
\r
572 to be pre-emption priority bits. The following assertion will fail if
\r
573 this is not the case (if some bits represent a sub-priority).
\r
575 If the application only uses CMSIS libraries for interrupt
\r
576 configuration then the correct setting can be achieved on all Cortex-M
\r
577 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
578 scheduler. Note however that some vendor specific peripheral libraries
\r
579 assume a non-zero priority group setting, in which cases using a value
\r
580 of zero will result in unpredicable behaviour. */
\r
581 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
584 #endif /* configASSERT_DEFINED */
\r