2 FreeRTOS V7.5.1 - Copyright (C) 2013 Real Time Engineers Ltd.
\r
4 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
6 ***************************************************************************
\r
8 * FreeRTOS provides completely free yet professionally developed, *
\r
9 * robust, strictly quality controlled, supported, and cross *
\r
10 * platform software that has become a de facto standard. *
\r
12 * Help yourself get started quickly and support the FreeRTOS *
\r
13 * project by purchasing a FreeRTOS tutorial book, reference *
\r
14 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
18 ***************************************************************************
\r
20 This file is part of the FreeRTOS distribution.
\r
22 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
23 the terms of the GNU General Public License (version 2) as published by the
\r
24 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
26 >>! NOTE: The modification to the GPL is included to allow you to distribute
\r
27 >>! a combined work that includes FreeRTOS without being obliged to provide
\r
28 >>! the source code for proprietary components outside of the FreeRTOS
\r
31 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
32 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
33 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
34 link: http://www.freertos.org/a00114.html
\r
38 ***************************************************************************
\r
40 * Having a problem? Start by reading the FAQ "My application does *
\r
41 * not run, what could be wrong?" *
\r
43 * http://www.FreeRTOS.org/FAQHelp.html *
\r
45 ***************************************************************************
\r
47 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
48 license and Real Time Engineers Ltd. contact details.
\r
50 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
51 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
52 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
54 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
55 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
56 licenses offer ticketed support, indemnification and middleware.
\r
58 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
59 engineered and independently SIL3 certified version for use in safety and
\r
60 mission critical applications that require provable dependability.
\r
65 /*-----------------------------------------------------------
\r
66 * Implementation of functions defined in portable.h for the ARM CM3 port.
\r
67 *----------------------------------------------------------*/
\r
70 #include <intrinsics.h>
\r
72 /* Scheduler includes. */
\r
73 #include "FreeRTOS.h"
\r
76 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
77 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
80 #ifndef configSYSTICK_CLOCK_HZ
\r
81 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
84 /* Constants required to manipulate the core. Registers first... */
\r
85 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile unsigned long * ) 0xe000e010 ) )
\r
86 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile unsigned long * ) 0xe000e014 ) )
\r
87 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile unsigned long * ) 0xe000e018 ) )
\r
88 #define portNVIC_SYSPRI2_REG ( * ( ( volatile unsigned long * ) 0xe000ed20 ) )
\r
89 /* ...then bits in the registers. */
\r
90 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
91 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
92 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
93 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
94 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
95 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
97 #define portNVIC_PENDSV_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
98 #define portNVIC_SYSTICK_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
100 /* Constants required to check the validity of an interrupt prority. */
\r
101 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
102 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
103 #define portAIRCR_REG ( * ( ( volatile unsigned long * ) 0xE000ED0C ) )
\r
104 #define portMAX_8_BIT_VALUE ( ( unsigned char ) 0xff )
\r
105 #define portTOP_BIT_OF_BYTE ( ( unsigned char ) 0x80 )
\r
106 #define portMAX_PRIGROUP_BITS ( ( unsigned char ) 7 )
\r
107 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
108 #define portPRIGROUP_SHIFT ( 8UL )
\r
110 /* Constants required to set up the initial stack. */
\r
111 #define portINITIAL_XPSR ( 0x01000000 )
\r
113 /* The systick is a 24-bit counter. */
\r
114 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
116 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
117 occurred while the SysTick counter is stopped during tickless idle
\r
119 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
121 /* For backward compatibility, ensure configKERNEL_INTERRUPT_PRIORITY is
\r
122 defined. The value 255 should also ensure backward compatibility.
\r
123 FreeRTOS.org versions prior to V4.3.0 did not include this definition. */
\r
124 #ifndef configKERNEL_INTERRUPT_PRIORITY
\r
125 #define configKERNEL_INTERRUPT_PRIORITY 255
\r
128 /* Each task maintains its own interrupt status in the critical nesting
\r
130 static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;
\r
133 * Setup the timer to generate the tick interrupts. The implementation in this
\r
134 * file is weak to allow application writers to change the timer used to
\r
135 * generate the tick interrupt.
\r
137 void vPortSetupTimerInterrupt( void );
\r
140 * Exception handlers.
\r
142 void xPortSysTickHandler( void );
\r
145 * Start first task is a separate function so it can be tested in isolation.
\r
147 extern void vPortStartFirstTask( void );
\r
149 /*-----------------------------------------------------------*/
\r
152 * The number of SysTick increments that make up one tick period.
\r
154 #if configUSE_TICKLESS_IDLE == 1
\r
155 static unsigned long ulTimerCountsForOneTick = 0;
\r
156 #endif /* configUSE_TICKLESS_IDLE */
\r
159 * The maximum number of tick periods that can be suppressed is limited by the
\r
160 * 24 bit resolution of the SysTick timer.
\r
162 #if configUSE_TICKLESS_IDLE == 1
\r
163 static unsigned long xMaximumPossibleSuppressedTicks = 0;
\r
164 #endif /* configUSE_TICKLESS_IDLE */
\r
167 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
168 * power functionality only.
\r
170 #if configUSE_TICKLESS_IDLE == 1
\r
171 static unsigned long ulStoppedTimerCompensation = 0;
\r
172 #endif /* configUSE_TICKLESS_IDLE */
\r
175 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
176 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
177 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
179 #if ( configASSERT_DEFINED == 1 )
\r
180 static unsigned char ucMaxSysCallPriority = 0;
\r
181 static unsigned long ulMaxPRIGROUPValue = 0;
\r
182 static const volatile unsigned char * const pcInterruptPriorityRegisters = ( const volatile unsigned char * const ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
183 #endif /* configASSERT_DEFINED */
\r
185 /*-----------------------------------------------------------*/
\r
188 * See header file for description.
\r
190 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
192 /* Simulate the stack frame as it would be created by a context switch
\r
194 pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
\r
195 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
197 *pxTopOfStack = ( portSTACK_TYPE ) pxCode; /* PC */
\r
199 *pxTopOfStack = 0; /* LR */
\r
200 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
201 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
202 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
204 return pxTopOfStack;
\r
206 /*-----------------------------------------------------------*/
\r
209 * See header file for description.
\r
211 portBASE_TYPE xPortStartScheduler( void )
\r
213 #if( configASSERT_DEFINED == 1 )
\r
215 volatile unsigned long ulOriginalPriority;
\r
216 volatile char * const pcFirstUserPriorityRegister = ( volatile char * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
217 volatile unsigned char ucMaxPriorityValue;
\r
219 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
220 functions can be called. ISR safe functions are those that end in
\r
221 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
222 ensure interrupt entry is as fast and simple as possible.
\r
224 Save the interrupt priority value that is about to be clobbered. */
\r
225 ulOriginalPriority = *pcFirstUserPriorityRegister;
\r
227 /* Determine the number of priority bits available. First write to all
\r
229 *pcFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
231 /* Read the value back to see how many bits stuck. */
\r
232 ucMaxPriorityValue = *pcFirstUserPriorityRegister;
\r
234 /* Use the same mask on the maximum system call priority. */
\r
235 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
237 /* Calculate the maximum acceptable priority group value for the number
\r
238 of bits read back. */
\r
239 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
240 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
242 ulMaxPRIGROUPValue--;
\r
243 ucMaxPriorityValue <<= ( unsigned char ) 0x01;
\r
246 /* Shift the priority group value back to its position within the AIRCR
\r
248 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
249 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
251 /* Restore the clobbered interrupt priority register to its original
\r
253 *pcFirstUserPriorityRegister = ulOriginalPriority;
\r
255 #endif /* conifgASSERT_DEFINED */
\r
257 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
258 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
259 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
261 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
263 vPortSetupTimerInterrupt();
\r
265 /* Initialise the critical nesting count ready for the first task. */
\r
266 uxCriticalNesting = 0;
\r
268 /* Start the first task. */
\r
269 vPortStartFirstTask();
\r
271 /* Should not get here! */
\r
274 /*-----------------------------------------------------------*/
\r
276 void vPortEndScheduler( void )
\r
278 /* It is unlikely that the CM3 port will require this function as there
\r
279 is nothing to return to. */
\r
281 /*-----------------------------------------------------------*/
\r
283 void vPortYield( void )
\r
285 /* Set a PendSV to request a context switch. */
\r
286 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
288 /* Barriers are normally not required but do ensure the code is completely
\r
289 within the specified behaviour for the architecture. */
\r
293 /*-----------------------------------------------------------*/
\r
295 void vPortEnterCritical( void )
\r
297 portDISABLE_INTERRUPTS();
\r
298 uxCriticalNesting++;
\r
302 /*-----------------------------------------------------------*/
\r
304 void vPortExitCritical( void )
\r
306 uxCriticalNesting--;
\r
307 if( uxCriticalNesting == 0 )
\r
309 portENABLE_INTERRUPTS();
\r
312 /*-----------------------------------------------------------*/
\r
314 void xPortSysTickHandler( void )
\r
316 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
317 executes all interrupts must be unmasked. There is therefore no need to
\r
318 save and then restore the interrupt mask value as its value is already
\r
320 ( void ) portSET_INTERRUPT_MASK_FROM_ISR();
\r
322 /* Increment the RTOS tick. */
\r
323 if( xTaskIncrementTick() != pdFALSE )
\r
325 /* A context switch is required. Context switching is performed in
\r
326 the PendSV interrupt. Pend the PendSV interrupt. */
\r
327 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
330 portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
\r
332 /*-----------------------------------------------------------*/
\r
334 #if configUSE_TICKLESS_IDLE == 1
\r
336 __weak void vPortSuppressTicksAndSleep( portTickType xExpectedIdleTime )
\r
338 unsigned long ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
\r
339 portTickType xModifiableIdleTime;
\r
341 /* Make sure the SysTick reload value does not overflow the counter. */
\r
342 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
344 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
347 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
348 is accounted for as best it can be, but using the tickless mode will
\r
349 inevitably result in some tiny drift of the time maintained by the
\r
350 kernel with respect to calendar time. */
\r
351 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
353 /* Calculate the reload value required to wait xExpectedIdleTime
\r
354 tick periods. -1 is used because this code will execute part way
\r
355 through one of the tick periods. */
\r
356 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
357 if( ulReloadValue > ulStoppedTimerCompensation )
\r
359 ulReloadValue -= ulStoppedTimerCompensation;
\r
362 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
363 method as that will mask interrupts that should exit sleep mode. */
\r
364 __disable_interrupt();
\r
366 /* If a context switch is pending or a task is waiting for the scheduler
\r
367 to be unsuspended then abandon the low power entry. */
\r
368 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
370 /* Restart SysTick. */
\r
371 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
373 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
375 __enable_interrupt();
\r
379 /* Set the new reload value. */
\r
380 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
382 /* Clear the SysTick count flag and set the count value back to
\r
384 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
386 /* Restart SysTick. */
\r
387 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
389 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
390 set its parameter to 0 to indicate that its implementation contains
\r
391 its own wait for interrupt or wait for event instruction, and so wfi
\r
392 should not be executed again. However, the original expected idle
\r
393 time variable must remain unmodified, so a copy is taken. */
\r
394 xModifiableIdleTime = xExpectedIdleTime;
\r
395 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
396 if( xModifiableIdleTime > 0 )
\r
402 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
404 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
405 accounted for as best it can be, but using the tickless mode will
\r
406 inevitably result in some tiny drift of the time maintained by the
\r
407 kernel with respect to calendar time. */
\r
408 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
410 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
412 __enable_interrupt();
\r
414 if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
416 /* The tick interrupt has already executed, and the SysTick
\r
417 count reloaded with ulReloadValue. Reset the
\r
418 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
420 portNVIC_SYSTICK_LOAD_REG = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
422 /* The tick interrupt handler will already have pended the tick
\r
423 processing in the kernel. As the pending tick will be
\r
424 processed as soon as this function exits, the tick value
\r
425 maintained by the tick is stepped forward by one less than the
\r
426 time spent waiting. */
\r
427 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
431 /* Something other than the tick interrupt ended the sleep.
\r
432 Work out how long the sleep lasted rounded to complete tick
\r
433 periods (not the ulReload value which accounted for part
\r
435 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
437 /* How many complete tick periods passed while the processor
\r
439 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
441 /* The reload value is set to whatever fraction of a single tick
\r
443 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
446 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
447 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
449 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
450 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
452 vTaskStepTick( ulCompleteTickPeriods );
\r
454 /* The counter must start by the time the reload value is reset. */
\r
455 configASSERT( portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
456 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
460 #endif /* #if configUSE_TICKLESS_IDLE */
\r
461 /*-----------------------------------------------------------*/
\r
464 * Setup the systick timer to generate the tick interrupts at the required
\r
467 __weak void vPortSetupTimerInterrupt( void )
\r
469 /* Calculate the constants required to configure the tick interrupt. */
\r
470 #if configUSE_TICKLESS_IDLE == 1
\r
472 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
473 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
474 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
476 #endif /* configUSE_TICKLESS_IDLE */
\r
478 /* Configure SysTick to interrupt at the requested rate. */
\r
479 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
\r
480 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
482 /*-----------------------------------------------------------*/
\r
484 #if( configASSERT_DEFINED == 1 )
\r
486 void vPortValidateInterruptPriority( void )
\r
488 unsigned long ulCurrentInterrupt;
\r
489 unsigned char ucCurrentPriority;
\r
491 /* Obtain the number of the currently executing interrupt. */
\r
492 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
\r
494 /* Is the interrupt number a user defined interrupt? */
\r
495 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
497 /* Look up the interrupt's priority. */
\r
498 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
500 /* The following assertion will fail if a service routine (ISR) for
\r
501 an interrupt that has been assigned a priority above
\r
502 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
503 function. ISR safe FreeRTOS API functions must *only* be called
\r
504 from interrupts that have been assigned a priority at or below
\r
505 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
507 Numerically low interrupt priority numbers represent logically high
\r
508 interrupt priorities, therefore the priority of the interrupt must
\r
509 be set to a value equal to or numerically *higher* than
\r
510 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
512 Interrupts that use the FreeRTOS API must not be left at their
\r
513 default priority of zero as that is the highest possible priority,
\r
514 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
515 and therefore also guaranteed to be invalid.
\r
517 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
518 interrupt entry is as fast and simple as possible.
\r
520 The following links provide detailed information:
\r
521 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
522 http://www.freertos.org/FAQHelp.html */
\r
523 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
526 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
527 that define each interrupt's priority to be split between bits that
\r
528 define the interrupt's pre-emption priority bits and bits that define
\r
529 the interrupt's sub-priority. For simplicity all bits must be defined
\r
530 to be pre-emption priority bits. The following assertion will fail if
\r
531 this is not the case (if some bits represent a sub-priority).
\r
533 If the application only uses CMSIS libraries for interrupt
\r
534 configuration then the correct setting can be achieved on all Cortex-M
\r
535 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
536 scheduler. Note however that some vendor specific peripheral libraries
\r
537 assume a non-zero priority group setting, in which cases using a value
\r
538 of zero will result in unpredicable behaviour. */
\r
539 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
542 #endif /* configASSERT_DEFINED */
\r