2 FreeRTOS V7.3.0 - Copyright (C) 2012 Real Time Engineers Ltd.
\r
4 FEATURES AND PORTS ARE ADDED TO FREERTOS ALL THE TIME. PLEASE VISIT
\r
5 http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
10 * Complete, revised, and edited pdf reference manuals are also *
\r
13 * Purchasing FreeRTOS documentation will not only help you, by *
\r
14 * ensuring you get running as quickly as possible and with an *
\r
15 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
16 * the FreeRTOS project to continue with its mission of providing *
\r
17 * professional grade, cross platform, de facto standard solutions *
\r
18 * for microcontrollers - completely free of charge! *
\r
20 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
22 * Thank you for using FreeRTOS, and thank you for your support! *
\r
24 ***************************************************************************
\r
27 This file is part of the FreeRTOS distribution.
\r
29 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
30 the terms of the GNU General Public License (version 2) as published by the
\r
31 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
32 >>>NOTE<<< The modification to the GPL is included to allow you to
\r
33 distribute a combined work that includes FreeRTOS without being obliged to
\r
34 provide the source code for proprietary components outside of the FreeRTOS
\r
35 kernel. FreeRTOS is distributed in the hope that it will be useful, but
\r
36 WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
37 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
38 more details. You should have received a copy of the GNU General Public
\r
39 License and the FreeRTOS license exception along with FreeRTOS; if not it
\r
40 can be viewed here: http://www.freertos.org/a00114.html and also obtained
\r
41 by writing to Richard Barry, contact details for whom are available on the
\r
46 ***************************************************************************
\r
48 * Having a problem? Start by reading the FAQ "My application does *
\r
49 * not run, what could be wrong?" *
\r
51 * http://www.FreeRTOS.org/FAQHelp.html *
\r
53 ***************************************************************************
\r
56 http://www.FreeRTOS.org - Documentation, training, latest versions, license
\r
57 and contact details.
\r
59 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
60 including FreeRTOS+Trace - an indispensable productivity tool.
\r
62 Real Time Engineers ltd license FreeRTOS to High Integrity Systems, who sell
\r
63 the code with commercial support, indemnification, and middleware, under
\r
64 the OpenRTOS brand: http://www.OpenRTOS.com. High Integrity Systems also
\r
65 provide a safety engineered and independently SIL3 certified version under
\r
66 the SafeRTOS brand: http://www.SafeRTOS.com.
\r
69 /*-----------------------------------------------------------
\r
70 * Implementation of functions defined in portable.h for the ARM CM4F port.
\r
71 *----------------------------------------------------------*/
\r
73 /* Compiler includes. */
\r
74 #include <intrinsics.h>
\r
76 /* Scheduler includes. */
\r
77 #include "FreeRTOS.h"
\r
81 #error This port can only be used when the project options are configured to enable hardware floating point support.
\r
84 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
85 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
88 #ifndef configSYSTICK_CLOCK_HZ
\r
89 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
92 /* Constants required to manipulate the core. Registers first... */
\r
93 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile unsigned long * ) 0xe000e010 ) )
\r
94 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile unsigned long * ) 0xe000e014 ) )
\r
95 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile unsigned long * ) 0xe000e018 ) )
\r
96 #define portNVIC_INT_CTRL_REG ( * ( ( volatile unsigned long * ) 0xe000ed04 ) )
\r
97 #define portNVIC_SYSPRI2_REG ( * ( ( volatile unsigned long * ) 0xe000ed20 ) )
\r
98 /* ...then bits in the registers. */
\r
99 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
100 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
101 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
102 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
103 #define portNVIC_PENDSVSET_BIT ( 1UL << 28UL )
\r
104 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
105 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
107 #define portNVIC_PENDSV_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 16 )
\r
108 #define portNVIC_SYSTICK_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 24 )
\r
110 /* Constants required to manipulate the VFP. */
\r
111 #define portFPCCR ( ( volatile unsigned long * ) 0xe000ef34 ) /* Floating point context control register. */
\r
112 #define portASPEN_AND_LSPEN_BITS ( 0x3UL << 30UL )
\r
114 /* Constants required to set up the initial stack. */
\r
115 #define portINITIAL_XPSR ( 0x01000000 )
\r
116 #define portINITIAL_EXEC_RETURN ( 0xfffffffd )
\r
118 /* Each task maintains its own interrupt status in the critical nesting
\r
120 static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;
\r
123 * Setup the timer to generate the tick interrupts. The implementation in this
\r
124 * file is weak to allow application writers to change the timer used to
\r
125 * generate the tick interrupt.
\r
127 void vPortSetupTimerInterrupt( void );
\r
130 * Exception handlers.
\r
132 void xPortSysTickHandler( void );
\r
135 * Start first task is a separate function so it can be tested in isolation.
\r
137 extern void vPortStartFirstTask( void );
\r
142 extern void vPortEnableVFP( void );
\r
144 /*-----------------------------------------------------------*/
\r
147 * The number of SysTick increments that make up one tick period.
\r
149 #if configUSE_TICKLESS_IDLE == 1
\r
150 static unsigned long ulTimerReloadValueForOneTick = 0;
\r
154 * The maximum number of tick periods that can be suppressed is limited by the
\r
155 * 24 bit resolution of the SysTick timer.
\r
157 #if configUSE_TICKLESS_IDLE == 1
\r
158 static unsigned long xMaximumPossibleSuppressedTicks = 0;
\r
159 #endif /* configUSE_TICKLESS_IDLE */
\r
162 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
163 * power functionality only.
\r
165 #if configUSE_TICKLESS_IDLE == 1
\r
166 static unsigned long ulStoppedTimerCompensation = 0;
\r
167 #endif /* configUSE_TICKLESS_IDLE */
\r
169 /*-----------------------------------------------------------*/
\r
172 * See header file for description.
\r
174 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
176 /* Simulate the stack frame as it would be created by a context switch
\r
179 /* Offset added to account for the way the MCU uses the stack on entry/exit
\r
180 of interrupts, and to ensure alignment. */
\r
183 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
185 *pxTopOfStack = ( portSTACK_TYPE ) pxCode; /* PC */
\r
187 *pxTopOfStack = 0; /* LR */
\r
189 /* Save code space by skipping register initialisation. */
\r
190 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
191 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
193 /* A save method is being used that requires each task to maintain its
\r
194 own exec return value. */
\r
196 *pxTopOfStack = portINITIAL_EXEC_RETURN;
\r
198 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
200 return pxTopOfStack;
\r
202 /*-----------------------------------------------------------*/
\r
205 * See header file for description.
\r
207 portBASE_TYPE xPortStartScheduler( void )
\r
209 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
210 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
211 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
213 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
215 vPortSetupTimerInterrupt();
\r
217 /* Initialise the critical nesting count ready for the first task. */
\r
218 uxCriticalNesting = 0;
\r
220 /* Ensure the VFP is enabled - it should be anyway. */
\r
223 /* Lazy save always. */
\r
224 *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
\r
226 /* Start the first task. */
\r
227 vPortStartFirstTask();
\r
229 /* Should not get here! */
\r
232 /*-----------------------------------------------------------*/
\r
234 void vPortEndScheduler( void )
\r
236 /* It is unlikely that the CM4F port will require this function as there
\r
237 is nothing to return to. */
\r
239 /*-----------------------------------------------------------*/
\r
241 void vPortYieldFromISR( void )
\r
243 /* Set a PendSV to request a context switch. */
\r
244 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
246 /*-----------------------------------------------------------*/
\r
248 void vPortEnterCritical( void )
\r
250 portDISABLE_INTERRUPTS();
\r
251 uxCriticalNesting++;
\r
253 /*-----------------------------------------------------------*/
\r
255 void vPortExitCritical( void )
\r
257 uxCriticalNesting--;
\r
258 if( uxCriticalNesting == 0 )
\r
260 portENABLE_INTERRUPTS();
\r
263 /*-----------------------------------------------------------*/
\r
265 void xPortSysTickHandler( void )
\r
267 /* If using preemption, also force a context switch. */
\r
268 #if configUSE_PREEMPTION == 1
\r
269 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
272 /* Only reset the systick load register if configUSE_TICKLESS_IDLE is set to
\r
273 1. If it is set to 0 tickless idle is not being used. If it is set to a
\r
274 value other than 0 or 1 then a timer other than the SysTick is being used
\r
275 to generate the tick interrupt. */
\r
276 #if configUSE_TICKLESS_IDLE == 1
\r
277 portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
\r
280 ( void ) portSET_INTERRUPT_MASK_FROM_ISR();
\r
282 vTaskIncrementTick();
\r
284 portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
\r
286 /*-----------------------------------------------------------*/
\r
288 #if configUSE_TICKLESS_IDLE == 1
\r
290 __weak void vPortSuppressTicksAndSleep( portTickType xExpectedIdleTime )
\r
292 unsigned long ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickIncrements;
\r
293 portTickType xModifiableIdleTime;
\r
295 /* Make sure the SysTick reload value does not overflow the counter. */
\r
296 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
298 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
301 /* Calculate the reload value required to wait xExpectedIdleTime
\r
302 tick periods. -1 is used because this code will execute part way
\r
303 through one of the tick periods, and the fraction of a tick period is
\r
304 accounted for later. */
\r
305 ulReloadValue = ( ulTimerReloadValueForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
306 if( ulReloadValue > ulStoppedTimerCompensation )
\r
308 ulReloadValue -= ulStoppedTimerCompensation;
\r
311 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
312 is accounted for as best it can be, but using the tickless mode will
\r
313 inevitably result in some tiny drift of the time maintained by the
\r
314 kernel with respect to calendar time. */
\r
315 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
317 /* If a context switch is pending then abandon the low power entry as
\r
318 the context switch might have been pended by an external interrupt that
\r
319 requires processing. */
\r
320 if( ( portNVIC_INT_CTRL_REG & portNVIC_PENDSVSET_BIT ) != 0 )
\r
322 /* Restart SysTick. */
\r
323 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
327 /* Adjust the reload value to take into account that the current
\r
328 time slice is already partially complete. */
\r
329 ulReloadValue += ( portNVIC_SYSTICK_LOAD_REG - ( portNVIC_SYSTICK_LOAD_REG - portNVIC_SYSTICK_CURRENT_VALUE_REG ) );
\r
330 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
332 /* Clear the SysTick count flag and set the count value back to
\r
334 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
336 /* Restart SysTick. */
\r
337 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
339 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
340 set its parameter to 0 to indicate that its implementation contains
\r
341 its own wait for interrupt or wait for event instruction, and so wfi
\r
342 should not be executed again. However, the original expected idle
\r
343 time variable must remain unmodified, so a copy is taken. */
\r
344 xModifiableIdleTime = xExpectedIdleTime;
\r
345 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
346 if( xModifiableIdleTime > 0 )
\r
350 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
352 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
353 accounted for as best it can be, but using the tickless mode will
\r
354 inevitably result in some tiny drift of the time maintained by the
\r
355 kernel with respect to calendar time. */
\r
356 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
358 if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
360 /* The tick interrupt has already executed, and the SysTick
\r
361 count reloaded with the portNVIC_SYSTICK_LOAD_REG value.
\r
362 Reset the portNVIC_SYSTICK_LOAD_REG with whatever remains of
\r
363 this tick period. */
\r
364 portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
366 /* The tick interrupt handler will already have pended the tick
\r
367 processing in the kernel. As the pending tick will be
\r
368 processed as soon as this function exits, the tick value
\r
369 maintained by the tick is stepped forward by one less than the
\r
370 time spent waiting. */
\r
371 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
375 /* Something other than the tick interrupt ended the sleep.
\r
376 Work out how long the sleep lasted. */
\r
377 ulCompletedSysTickIncrements = ( xExpectedIdleTime * ulTimerReloadValueForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
379 /* How many complete tick periods passed while the processor
\r
381 ulCompleteTickPeriods = ulCompletedSysTickIncrements / ulTimerReloadValueForOneTick;
\r
383 /* The reload value is set to whatever fraction of a single tick
\r
385 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerReloadValueForOneTick ) - ulCompletedSysTickIncrements;
\r
388 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
389 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
391 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
392 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
394 vTaskStepTick( ulCompleteTickPeriods );
\r
398 #endif /* #if configUSE_TICKLESS_IDLE */
\r
399 /*-----------------------------------------------------------*/
\r
402 * Setup the systick timer to generate the tick interrupts at the required
\r
405 __weak void vPortSetupTimerInterrupt( void )
\r
407 /* Calculate the constants required to configure the tick interrupt. */
\r
408 #if configUSE_TICKLESS_IDLE == 1
\r
410 ulTimerReloadValueForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
\r
411 xMaximumPossibleSuppressedTicks = 0xffffffUL / ( ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL );
\r
412 ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
414 #endif /* configUSE_TICKLESS_IDLE */
\r
416 /* Configure SysTick to interrupt at the requested rate. */
\r
417 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
\r
418 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
420 /*-----------------------------------------------------------*/
\r