2 FreeRTOS V7.5.1 - Copyright (C) 2013 Real Time Engineers Ltd.
\r
4 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
6 ***************************************************************************
\r
8 * FreeRTOS provides completely free yet professionally developed, *
\r
9 * robust, strictly quality controlled, supported, and cross *
\r
10 * platform software that has become a de facto standard. *
\r
12 * Help yourself get started quickly and support the FreeRTOS *
\r
13 * project by purchasing a FreeRTOS tutorial book, reference *
\r
14 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
18 ***************************************************************************
\r
20 This file is part of the FreeRTOS distribution.
\r
22 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
23 the terms of the GNU General Public License (version 2) as published by the
\r
24 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
26 >>! NOTE: The modification to the GPL is included to allow you to distribute
\r
27 >>! a combined work that includes FreeRTOS without being obliged to provide
\r
28 >>! the source code for proprietary components outside of the FreeRTOS
\r
31 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
32 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
33 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
34 link: http://www.freertos.org/a00114.html
\r
38 ***************************************************************************
\r
40 * Having a problem? Start by reading the FAQ "My application does *
\r
41 * not run, what could be wrong?" *
\r
43 * http://www.FreeRTOS.org/FAQHelp.html *
\r
45 ***************************************************************************
\r
47 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
48 license and Real Time Engineers Ltd. contact details.
\r
50 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
51 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
52 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
54 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
55 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
56 licenses offer ticketed support, indemnification and middleware.
\r
58 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
59 engineered and independently SIL3 certified version for use in safety and
\r
60 mission critical applications that require provable dependability.
\r
65 /*-----------------------------------------------------------
\r
66 * Implementation of functions defined in portable.h for the ARM CM4F port.
\r
67 *----------------------------------------------------------*/
\r
69 /* Compiler includes. */
\r
70 #include <intrinsics.h>
\r
72 /* Scheduler includes. */
\r
73 #include "FreeRTOS.h"
\r
77 #error This port can only be used when the project options are configured to enable hardware floating point support.
\r
80 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
81 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
84 #ifndef configSYSTICK_CLOCK_HZ
\r
85 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
88 /* Constants required to manipulate the core. Registers first... */
\r
89 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile unsigned long * ) 0xe000e010 ) )
\r
90 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile unsigned long * ) 0xe000e014 ) )
\r
91 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile unsigned long * ) 0xe000e018 ) )
\r
92 #define portNVIC_SYSPRI2_REG ( * ( ( volatile unsigned long * ) 0xe000ed20 ) )
\r
93 /* ...then bits in the registers. */
\r
94 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
95 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
96 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
97 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
98 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
99 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
101 #define portNVIC_PENDSV_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
102 #define portNVIC_SYSTICK_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
104 /* Constants required to check the validity of an interrupt prority. */
\r
105 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
106 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
107 #define portAIRCR_REG ( * ( ( volatile unsigned long * ) 0xE000ED0C ) )
\r
108 #define portMAX_8_BIT_VALUE ( ( unsigned char ) 0xff )
\r
109 #define portTOP_BIT_OF_BYTE ( ( unsigned char ) 0x80 )
\r
110 #define portMAX_PRIGROUP_BITS ( ( unsigned char ) 7 )
\r
111 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
112 #define portPRIGROUP_SHIFT ( 8UL )
\r
114 /* Constants required to manipulate the VFP. */
\r
115 #define portFPCCR ( ( volatile unsigned long * ) 0xe000ef34 ) /* Floating point context control register. */
\r
116 #define portASPEN_AND_LSPEN_BITS ( 0x3UL << 30UL )
\r
118 /* Constants required to set up the initial stack. */
\r
119 #define portINITIAL_XPSR ( 0x01000000 )
\r
120 #define portINITIAL_EXEC_RETURN ( 0xfffffffd )
\r
122 /* The systick is a 24-bit counter. */
\r
123 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
125 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
126 occurred while the SysTick counter is stopped during tickless idle
\r
128 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
131 /* Each task maintains its own interrupt status in the critical nesting
\r
133 static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;
\r
136 * Setup the timer to generate the tick interrupts. The implementation in this
\r
137 * file is weak to allow application writers to change the timer used to
\r
138 * generate the tick interrupt.
\r
140 void vPortSetupTimerInterrupt( void );
\r
143 * Exception handlers.
\r
145 void xPortSysTickHandler( void );
\r
148 * Start first task is a separate function so it can be tested in isolation.
\r
150 extern void vPortStartFirstTask( void );
\r
155 extern void vPortEnableVFP( void );
\r
157 /*-----------------------------------------------------------*/
\r
160 * The number of SysTick increments that make up one tick period.
\r
162 #if configUSE_TICKLESS_IDLE == 1
\r
163 static unsigned long ulTimerCountsForOneTick = 0;
\r
164 #endif /* configUSE_TICKLESS_IDLE */
\r
167 * The maximum number of tick periods that can be suppressed is limited by the
\r
168 * 24 bit resolution of the SysTick timer.
\r
170 #if configUSE_TICKLESS_IDLE == 1
\r
171 static unsigned long xMaximumPossibleSuppressedTicks = 0;
\r
172 #endif /* configUSE_TICKLESS_IDLE */
\r
175 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
176 * power functionality only.
\r
178 #if configUSE_TICKLESS_IDLE == 1
\r
179 static unsigned long ulStoppedTimerCompensation = 0;
\r
180 #endif /* configUSE_TICKLESS_IDLE */
\r
183 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
184 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
185 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
187 #if ( configASSERT_DEFINED == 1 )
\r
188 static unsigned char ucMaxSysCallPriority = 0;
\r
189 static unsigned long ulMaxPRIGROUPValue = 0;
\r
190 static const volatile unsigned char * const pcInterruptPriorityRegisters = ( const volatile unsigned char * const ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
191 #endif /* configASSERT_DEFINED */
\r
193 /*-----------------------------------------------------------*/
\r
196 * See header file for description.
\r
198 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
200 /* Simulate the stack frame as it would be created by a context switch
\r
203 /* Offset added to account for the way the MCU uses the stack on entry/exit
\r
204 of interrupts, and to ensure alignment. */
\r
207 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
209 *pxTopOfStack = ( portSTACK_TYPE ) pxCode; /* PC */
\r
211 *pxTopOfStack = 0; /* LR */
\r
213 /* Save code space by skipping register initialisation. */
\r
214 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
215 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
217 /* A save method is being used that requires each task to maintain its
\r
218 own exec return value. */
\r
220 *pxTopOfStack = portINITIAL_EXEC_RETURN;
\r
222 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
224 return pxTopOfStack;
\r
226 /*-----------------------------------------------------------*/
\r
229 * See header file for description.
\r
231 portBASE_TYPE xPortStartScheduler( void )
\r
233 #if( configASSERT_DEFINED == 1 )
\r
235 volatile unsigned long ulOriginalPriority;
\r
236 volatile char * const pcFirstUserPriorityRegister = ( volatile char * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
237 volatile unsigned char ucMaxPriorityValue;
\r
239 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
240 functions can be called. ISR safe functions are those that end in
\r
241 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
242 ensure interrupt entry is as fast and simple as possible.
\r
244 Save the interrupt priority value that is about to be clobbered. */
\r
245 ulOriginalPriority = *pcFirstUserPriorityRegister;
\r
247 /* Determine the number of priority bits available. First write to all
\r
249 *pcFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
251 /* Read the value back to see how many bits stuck. */
\r
252 ucMaxPriorityValue = *pcFirstUserPriorityRegister;
\r
254 /* Use the same mask on the maximum system call priority. */
\r
255 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
257 /* Calculate the maximum acceptable priority group value for the number
\r
258 of bits read back. */
\r
259 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
260 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
262 ulMaxPRIGROUPValue--;
\r
263 ucMaxPriorityValue <<= ( unsigned char ) 0x01;
\r
266 /* Shift the priority group value back to its position within the AIRCR
\r
268 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
269 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
271 /* Restore the clobbered interrupt priority register to its original
\r
273 *pcFirstUserPriorityRegister = ulOriginalPriority;
\r
275 #endif /* conifgASSERT_DEFINED */
\r
277 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
278 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
279 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
281 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
283 vPortSetupTimerInterrupt();
\r
285 /* Initialise the critical nesting count ready for the first task. */
\r
286 uxCriticalNesting = 0;
\r
288 /* Ensure the VFP is enabled - it should be anyway. */
\r
291 /* Lazy save always. */
\r
292 *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
\r
294 /* Start the first task. */
\r
295 vPortStartFirstTask();
\r
297 /* Should not get here! */
\r
300 /*-----------------------------------------------------------*/
\r
302 void vPortEndScheduler( void )
\r
304 /* It is unlikely that the CM4F port will require this function as there
\r
305 is nothing to return to. */
\r
307 /*-----------------------------------------------------------*/
\r
309 void vPortYield( void )
\r
311 /* Set a PendSV to request a context switch. */
\r
312 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
314 /* Barriers are normally not required but do ensure the code is completely
\r
315 within the specified behaviour for the architecture. */
\r
319 /*-----------------------------------------------------------*/
\r
321 void vPortEnterCritical( void )
\r
323 portDISABLE_INTERRUPTS();
\r
324 uxCriticalNesting++;
\r
328 /*-----------------------------------------------------------*/
\r
330 void vPortExitCritical( void )
\r
332 uxCriticalNesting--;
\r
333 if( uxCriticalNesting == 0 )
\r
335 portENABLE_INTERRUPTS();
\r
338 /*-----------------------------------------------------------*/
\r
340 void xPortSysTickHandler( void )
\r
342 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
343 executes all interrupts must be unmasked. There is therefore no need to
\r
344 save and then restore the interrupt mask value as its value is already
\r
346 ( void ) portSET_INTERRUPT_MASK_FROM_ISR();
\r
348 /* Increment the RTOS tick. */
\r
349 if( xTaskIncrementTick() != pdFALSE )
\r
351 /* A context switch is required. Context switching is performed in
\r
352 the PendSV interrupt. Pend the PendSV interrupt. */
\r
353 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
356 portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
\r
358 /*-----------------------------------------------------------*/
\r
360 #if configUSE_TICKLESS_IDLE == 1
\r
362 __weak void vPortSuppressTicksAndSleep( portTickType xExpectedIdleTime )
\r
364 unsigned long ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
\r
365 portTickType xModifiableIdleTime;
\r
367 /* Make sure the SysTick reload value does not overflow the counter. */
\r
368 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
370 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
373 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
374 is accounted for as best it can be, but using the tickless mode will
\r
375 inevitably result in some tiny drift of the time maintained by the
\r
376 kernel with respect to calendar time. */
\r
377 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
379 /* Calculate the reload value required to wait xExpectedIdleTime
\r
380 tick periods. -1 is used because this code will execute part way
\r
381 through one of the tick periods. */
\r
382 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
383 if( ulReloadValue > ulStoppedTimerCompensation )
\r
385 ulReloadValue -= ulStoppedTimerCompensation;
\r
388 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
389 method as that will mask interrupts that should exit sleep mode. */
\r
390 __disable_interrupt();
\r
392 /* If a context switch is pending or a task is waiting for the scheduler
\r
393 to be unsuspended then abandon the low power entry. */
\r
394 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
396 /* Restart SysTick. */
\r
397 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
399 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
401 __enable_interrupt();
\r
405 /* Set the new reload value. */
\r
406 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
408 /* Clear the SysTick count flag and set the count value back to
\r
410 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
412 /* Restart SysTick. */
\r
413 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
415 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
416 set its parameter to 0 to indicate that its implementation contains
\r
417 its own wait for interrupt or wait for event instruction, and so wfi
\r
418 should not be executed again. However, the original expected idle
\r
419 time variable must remain unmodified, so a copy is taken. */
\r
420 xModifiableIdleTime = xExpectedIdleTime;
\r
421 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
422 if( xModifiableIdleTime > 0 )
\r
428 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
430 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
431 accounted for as best it can be, but using the tickless mode will
\r
432 inevitably result in some tiny drift of the time maintained by the
\r
433 kernel with respect to calendar time. */
\r
434 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
436 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
438 __enable_interrupt();
\r
440 if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
442 /* The tick interrupt has already executed, and the SysTick
\r
443 count reloaded with ulReloadValue. Reset the
\r
444 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
446 portNVIC_SYSTICK_LOAD_REG = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
448 /* The tick interrupt handler will already have pended the tick
\r
449 processing in the kernel. As the pending tick will be
\r
450 processed as soon as this function exits, the tick value
\r
451 maintained by the tick is stepped forward by one less than the
\r
452 time spent waiting. */
\r
453 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
457 /* Something other than the tick interrupt ended the sleep.
\r
458 Work out how long the sleep lasted rounded to complete tick
\r
459 periods (not the ulReload value which accounted for part
\r
461 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
463 /* How many complete tick periods passed while the processor
\r
465 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
467 /* The reload value is set to whatever fraction of a single tick
\r
469 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
472 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
473 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
475 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
476 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
478 vTaskStepTick( ulCompleteTickPeriods );
\r
480 /* The counter must start by the time the reload value is reset. */
\r
481 configASSERT( portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
482 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
486 #endif /* #if configUSE_TICKLESS_IDLE */
\r
487 /*-----------------------------------------------------------*/
\r
490 * Setup the systick timer to generate the tick interrupts at the required
\r
493 __weak void vPortSetupTimerInterrupt( void )
\r
495 /* Calculate the constants required to configure the tick interrupt. */
\r
496 #if configUSE_TICKLESS_IDLE == 1
\r
498 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
499 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
500 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
502 #endif /* configUSE_TICKLESS_IDLE */
\r
504 /* Configure SysTick to interrupt at the requested rate. */
\r
505 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
\r
506 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
508 /*-----------------------------------------------------------*/
\r
510 #if( configASSERT_DEFINED == 1 )
\r
512 void vPortValidateInterruptPriority( void )
\r
514 unsigned long ulCurrentInterrupt;
\r
515 unsigned char ucCurrentPriority;
\r
517 /* Obtain the number of the currently executing interrupt. */
\r
518 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
\r
520 /* Is the interrupt number a user defined interrupt? */
\r
521 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
523 /* Look up the interrupt's priority. */
\r
524 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
526 /* The following assertion will fail if a service routine (ISR) for
\r
527 an interrupt that has been assigned a priority above
\r
528 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
529 function. ISR safe FreeRTOS API functions must *only* be called
\r
530 from interrupts that have been assigned a priority at or below
\r
531 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
533 Numerically low interrupt priority numbers represent logically high
\r
534 interrupt priorities, therefore the priority of the interrupt must
\r
535 be set to a value equal to or numerically *higher* than
\r
536 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
538 Interrupts that use the FreeRTOS API must not be left at their
\r
539 default priority of zero as that is the highest possible priority,
\r
540 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
541 and therefore also guaranteed to be invalid.
\r
543 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
544 interrupt entry is as fast and simple as possible.
\r
546 The following links provide detailed information:
\r
547 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
548 http://www.freertos.org/FAQHelp.html */
\r
549 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
552 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
553 that define each interrupt's priority to be split between bits that
\r
554 define the interrupt's pre-emption priority bits and bits that define
\r
555 the interrupt's sub-priority. For simplicity all bits must be defined
\r
556 to be pre-emption priority bits. The following assertion will fail if
\r
557 this is not the case (if some bits represent a sub-priority).
\r
559 If the application only uses CMSIS libraries for interrupt
\r
560 configuration then the correct setting can be achieved on all Cortex-M
\r
561 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
562 scheduler. Note however that some vendor specific peripheral libraries
\r
563 assume a non-zero priority group setting, in which cases using a value
\r
564 of zero will result in unpredicable behaviour. */
\r
565 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
568 #endif /* configASSERT_DEFINED */
\r