2 * FreeRTOS Kernel V10.2.1
\r
3 * Copyright (C) 2019 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software.
\r
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
17 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
18 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
19 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
20 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
22 * http://www.FreeRTOS.org
\r
23 * http://aws.amazon.com/freertos
\r
25 * 1 tab == 4 spaces!
\r
28 /*-----------------------------------------------------------
\r
29 * Implementation of functions defined in portable.h for the ARM CM4F port.
\r
30 *----------------------------------------------------------*/
\r
33 #include <intrinsics.h>
\r
35 /* Scheduler includes. */
\r
36 #include "FreeRTOS.h"
\r
40 #error This port can only be used when the project options are configured to enable hardware floating point support.
\r
43 #if( configMAX_SYSCALL_INTERRUPT_PRIORITY == 0 )
\r
44 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
47 #ifndef configSYSTICK_CLOCK_HZ
\r
48 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
49 /* Ensure the SysTick is clocked at the same frequency as the core. */
\r
50 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
52 /* The way the SysTick is clocked is not modified in case it is not the same
\r
54 #define portNVIC_SYSTICK_CLK_BIT ( 0 )
\r
57 /* Constants required to manipulate the core. Registers first... */
\r
58 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000e010 ) )
\r
59 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile uint32_t * ) 0xe000e014 ) )
\r
60 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile uint32_t * ) 0xe000e018 ) )
\r
61 #define portNVIC_SYSPRI2_REG ( * ( ( volatile uint32_t * ) 0xe000ed20 ) )
\r
62 /* ...then bits in the registers. */
\r
63 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
64 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
65 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
66 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
67 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
69 /* Constants used to detect a Cortex-M7 r0p1 core, which should use the ARM_CM7
\r
71 #define portCPUID ( * ( ( volatile uint32_t * ) 0xE000ed00 ) )
\r
72 #define portCORTEX_M7_r0p1_ID ( 0x410FC271UL )
\r
73 #define portCORTEX_M7_r0p0_ID ( 0x410FC270UL )
\r
75 #define portNVIC_PENDSV_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
76 #define portNVIC_SYSTICK_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
78 /* Constants required to check the validity of an interrupt priority. */
\r
79 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
80 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
81 #define portAIRCR_REG ( * ( ( volatile uint32_t * ) 0xE000ED0C ) )
\r
82 #define portMAX_8_BIT_VALUE ( ( uint8_t ) 0xff )
\r
83 #define portTOP_BIT_OF_BYTE ( ( uint8_t ) 0x80 )
\r
84 #define portMAX_PRIGROUP_BITS ( ( uint8_t ) 7 )
\r
85 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
86 #define portPRIGROUP_SHIFT ( 8UL )
\r
88 /* Masks off all bits but the VECTACTIVE bits in the ICSR register. */
\r
89 #define portVECTACTIVE_MASK ( 0xFFUL )
\r
91 /* Constants required to manipulate the VFP. */
\r
92 #define portFPCCR ( ( volatile uint32_t * ) 0xe000ef34 ) /* Floating point context control register. */
\r
93 #define portASPEN_AND_LSPEN_BITS ( 0x3UL << 30UL )
\r
95 /* Constants required to set up the initial stack. */
\r
96 #define portINITIAL_XPSR ( 0x01000000 )
\r
97 #define portINITIAL_EXC_RETURN ( 0xfffffffd )
\r
99 /* The systick is a 24-bit counter. */
\r
100 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
102 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
103 occurred while the SysTick counter is stopped during tickless idle
\r
105 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
107 /* For strict compliance with the Cortex-M spec the task start address should
\r
108 have bit-0 clear, as it is loaded into the PC on exit from an ISR. */
\r
109 #define portSTART_ADDRESS_MASK ( ( StackType_t ) 0xfffffffeUL )
\r
112 * Setup the timer to generate the tick interrupts. The implementation in this
\r
113 * file is weak to allow application writers to change the timer used to
\r
114 * generate the tick interrupt.
\r
116 void vPortSetupTimerInterrupt( void );
\r
119 * Exception handlers.
\r
121 void xPortSysTickHandler( void );
\r
124 * Start first task is a separate function so it can be tested in isolation.
\r
126 extern void vPortStartFirstTask( void );
\r
131 extern void vPortEnableVFP( void );
\r
134 * Used to catch tasks that attempt to return from their implementing function.
\r
136 static void prvTaskExitError( void );
\r
138 /*-----------------------------------------------------------*/
\r
140 /* Each task maintains its own interrupt status in the critical nesting
\r
142 static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;
\r
145 * The number of SysTick increments that make up one tick period.
\r
147 #if( configUSE_TICKLESS_IDLE == 1 )
\r
148 static uint32_t ulTimerCountsForOneTick = 0;
\r
149 #endif /* configUSE_TICKLESS_IDLE */
\r
152 * The maximum number of tick periods that can be suppressed is limited by the
\r
153 * 24 bit resolution of the SysTick timer.
\r
155 #if( configUSE_TICKLESS_IDLE == 1 )
\r
156 static uint32_t xMaximumPossibleSuppressedTicks = 0;
\r
157 #endif /* configUSE_TICKLESS_IDLE */
\r
160 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
161 * power functionality only.
\r
163 #if( configUSE_TICKLESS_IDLE == 1 )
\r
164 static uint32_t ulStoppedTimerCompensation = 0;
\r
165 #endif /* configUSE_TICKLESS_IDLE */
\r
168 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
169 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
170 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
172 #if( configASSERT_DEFINED == 1 )
\r
173 static uint8_t ucMaxSysCallPriority = 0;
\r
174 static uint32_t ulMaxPRIGROUPValue = 0;
\r
175 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
176 #endif /* configASSERT_DEFINED */
\r
178 /*-----------------------------------------------------------*/
\r
181 * See header file for description.
\r
183 StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
\r
185 /* Simulate the stack frame as it would be created by a context switch
\r
188 /* Offset added to account for the way the MCU uses the stack on entry/exit
\r
189 of interrupts, and to ensure alignment. */
\r
192 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
194 *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
\r
196 *pxTopOfStack = ( StackType_t ) prvTaskExitError; /* LR */
\r
198 /* Save code space by skipping register initialisation. */
\r
199 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
200 *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
\r
202 /* A save method is being used that requires each task to maintain its
\r
203 own exec return value. */
\r
205 *pxTopOfStack = portINITIAL_EXC_RETURN;
\r
207 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
209 return pxTopOfStack;
\r
211 /*-----------------------------------------------------------*/
\r
213 static void prvTaskExitError( void )
\r
215 /* A function that implements a task must not exit or attempt to return to
\r
216 its caller as there is nothing to return to. If a task wants to exit it
\r
217 should instead call vTaskDelete( NULL ).
\r
219 Artificially force an assert() to be triggered if configASSERT() is
\r
220 defined, then stop here so application writers can catch the error. */
\r
221 configASSERT( uxCriticalNesting == ~0UL );
\r
222 portDISABLE_INTERRUPTS();
\r
225 /*-----------------------------------------------------------*/
\r
228 * See header file for description.
\r
230 BaseType_t xPortStartScheduler( void )
\r
232 /* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
\r
233 See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
\r
234 configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );
\r
236 /* This port can be used on all revisions of the Cortex-M7 core other than
\r
237 the r0p1 parts. r0p1 parts should use the port from the
\r
238 /source/portable/GCC/ARM_CM7/r0p1 directory. */
\r
239 configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
\r
240 configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
\r
242 #if( configASSERT_DEFINED == 1 )
\r
244 volatile uint32_t ulOriginalPriority;
\r
245 volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
246 volatile uint8_t ucMaxPriorityValue;
\r
248 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
249 functions can be called. ISR safe functions are those that end in
\r
250 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
251 ensure interrupt entry is as fast and simple as possible.
\r
253 Save the interrupt priority value that is about to be clobbered. */
\r
254 ulOriginalPriority = *pucFirstUserPriorityRegister;
\r
256 /* Determine the number of priority bits available. First write to all
\r
258 *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
260 /* Read the value back to see how many bits stuck. */
\r
261 ucMaxPriorityValue = *pucFirstUserPriorityRegister;
\r
263 /* Use the same mask on the maximum system call priority. */
\r
264 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
266 /* Calculate the maximum acceptable priority group value for the number
\r
267 of bits read back. */
\r
268 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
269 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
271 ulMaxPRIGROUPValue--;
\r
272 ucMaxPriorityValue <<= ( uint8_t ) 0x01;
\r
275 #ifdef __NVIC_PRIO_BITS
\r
277 /* Check the CMSIS configuration that defines the number of
\r
278 priority bits matches the number of priority bits actually queried
\r
279 from the hardware. */
\r
280 configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
\r
284 #ifdef configPRIO_BITS
\r
286 /* Check the FreeRTOS configuration that defines the number of
\r
287 priority bits matches the number of priority bits actually queried
\r
288 from the hardware. */
\r
289 configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
\r
293 /* Shift the priority group value back to its position within the AIRCR
\r
295 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
296 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
298 /* Restore the clobbered interrupt priority register to its original
\r
300 *pucFirstUserPriorityRegister = ulOriginalPriority;
\r
302 #endif /* conifgASSERT_DEFINED */
\r
304 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
305 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
306 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
308 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
310 vPortSetupTimerInterrupt();
\r
312 /* Initialise the critical nesting count ready for the first task. */
\r
313 uxCriticalNesting = 0;
\r
315 /* Ensure the VFP is enabled - it should be anyway. */
\r
318 /* Lazy save always. */
\r
319 *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
\r
321 /* Start the first task. */
\r
322 vPortStartFirstTask();
\r
324 /* Should not get here! */
\r
327 /*-----------------------------------------------------------*/
\r
329 void vPortEndScheduler( void )
\r
331 /* Not implemented in ports where there is nothing to return to.
\r
332 Artificially force an assert. */
\r
333 configASSERT( uxCriticalNesting == 1000UL );
\r
335 /*-----------------------------------------------------------*/
\r
337 void vPortEnterCritical( void )
\r
339 portDISABLE_INTERRUPTS();
\r
340 uxCriticalNesting++;
\r
342 /* This is not the interrupt safe version of the enter critical function so
\r
343 assert() if it is being called from an interrupt context. Only API
\r
344 functions that end in "FromISR" can be used in an interrupt. Only assert if
\r
345 the critical nesting count is 1 to protect against recursive calls if the
\r
346 assert function also uses a critical section. */
\r
347 if( uxCriticalNesting == 1 )
\r
349 configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
\r
352 /*-----------------------------------------------------------*/
\r
354 void vPortExitCritical( void )
\r
356 configASSERT( uxCriticalNesting );
\r
357 uxCriticalNesting--;
\r
358 if( uxCriticalNesting == 0 )
\r
360 portENABLE_INTERRUPTS();
\r
363 /*-----------------------------------------------------------*/
\r
365 void xPortSysTickHandler( void )
\r
367 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
368 executes all interrupts must be unmasked. There is therefore no need to
\r
369 save and then restore the interrupt mask value as its value is already
\r
371 portDISABLE_INTERRUPTS();
\r
373 /* Increment the RTOS tick. */
\r
374 if( xTaskIncrementTick() != pdFALSE )
\r
376 /* A context switch is required. Context switching is performed in
\r
377 the PendSV interrupt. Pend the PendSV interrupt. */
\r
378 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
381 portENABLE_INTERRUPTS();
\r
383 /*-----------------------------------------------------------*/
\r
385 #if( configUSE_TICKLESS_IDLE == 1 )
\r
387 __weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
\r
389 uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
\r
390 TickType_t xModifiableIdleTime;
\r
392 /* Make sure the SysTick reload value does not overflow the counter. */
\r
393 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
395 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
398 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
399 is accounted for as best it can be, but using the tickless mode will
\r
400 inevitably result in some tiny drift of the time maintained by the
\r
401 kernel with respect to calendar time. */
\r
402 portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
\r
404 /* Calculate the reload value required to wait xExpectedIdleTime
\r
405 tick periods. -1 is used because this code will execute part way
\r
406 through one of the tick periods. */
\r
407 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
408 if( ulReloadValue > ulStoppedTimerCompensation )
\r
410 ulReloadValue -= ulStoppedTimerCompensation;
\r
413 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
414 method as that will mask interrupts that should exit sleep mode. */
\r
415 __disable_interrupt();
\r
419 /* If a context switch is pending or a task is waiting for the scheduler
\r
420 to be unsuspended then abandon the low power entry. */
\r
421 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
423 /* Restart from whatever is left in the count register to complete
\r
424 this tick period. */
\r
425 portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
427 /* Restart SysTick. */
\r
428 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
430 /* Reset the reload register to the value required for normal tick
\r
432 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
434 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
436 __enable_interrupt();
\r
440 /* Set the new reload value. */
\r
441 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
443 /* Clear the SysTick count flag and set the count value back to
\r
445 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
447 /* Restart SysTick. */
\r
448 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
450 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
451 set its parameter to 0 to indicate that its implementation contains
\r
452 its own wait for interrupt or wait for event instruction, and so wfi
\r
453 should not be executed again. However, the original expected idle
\r
454 time variable must remain unmodified, so a copy is taken. */
\r
455 xModifiableIdleTime = xExpectedIdleTime;
\r
456 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
457 if( xModifiableIdleTime > 0 )
\r
463 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
465 /* Re-enable interrupts to allow the interrupt that brought the MCU
\r
466 out of sleep mode to execute immediately. see comments above
\r
467 __disable_interrupt() call above. */
\r
468 __enable_interrupt();
\r
472 /* Disable interrupts again because the clock is about to be stopped
\r
473 and interrupts that execute while the clock is stopped will increase
\r
474 any slippage between the time maintained by the RTOS and calendar
\r
476 __disable_interrupt();
\r
480 /* Disable the SysTick clock without reading the
\r
481 portNVIC_SYSTICK_CTRL_REG register to ensure the
\r
482 portNVIC_SYSTICK_COUNT_FLAG_BIT is not cleared if it is set. Again,
\r
483 the time the SysTick is stopped for is accounted for as best it can
\r
484 be, but using the tickless mode will inevitably result in some tiny
\r
485 drift of the time maintained by the kernel with respect to calendar
\r
487 portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
\r
489 /* Determine if the SysTick clock has already counted to zero and
\r
490 been set back to the current reload value (the reload back being
\r
491 correct for the entire expected idle time) or if the SysTick is yet
\r
492 to count to zero (in which case an interrupt other than the SysTick
\r
493 must have brought the system out of sleep mode). */
\r
494 if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
496 uint32_t ulCalculatedLoadValue;
\r
498 /* The tick interrupt is already pending, and the SysTick count
\r
499 reloaded with ulReloadValue. Reset the
\r
500 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
502 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
504 /* Don't allow a tiny value, or values that have somehow
\r
505 underflowed because the post sleep hook did something
\r
506 that took too long. */
\r
507 if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
\r
509 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
\r
512 portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
\r
514 /* As the pending tick will be processed as soon as this
\r
515 function exits, the tick value maintained by the tick is stepped
\r
516 forward by one less than the time spent waiting. */
\r
517 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
521 /* Something other than the tick interrupt ended the sleep.
\r
522 Work out how long the sleep lasted rounded to complete tick
\r
523 periods (not the ulReload value which accounted for part
\r
525 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
527 /* How many complete tick periods passed while the processor
\r
529 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
531 /* The reload value is set to whatever fraction of a single tick
\r
533 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
536 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
537 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
539 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
540 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
541 vTaskStepTick( ulCompleteTickPeriods );
\r
542 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
544 /* Exit with interrpts enabled. */
\r
545 __enable_interrupt();
\r
549 #endif /* configUSE_TICKLESS_IDLE */
\r
550 /*-----------------------------------------------------------*/
\r
553 * Setup the systick timer to generate the tick interrupts at the required
\r
556 __weak void vPortSetupTimerInterrupt( void )
\r
558 /* Calculate the constants required to configure the tick interrupt. */
\r
559 #if( configUSE_TICKLESS_IDLE == 1 )
\r
561 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
562 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
563 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
565 #endif /* configUSE_TICKLESS_IDLE */
\r
567 /* Stop and clear the SysTick. */
\r
568 portNVIC_SYSTICK_CTRL_REG = 0UL;
\r
569 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
571 /* Configure SysTick to interrupt at the requested rate. */
\r
572 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
\r
573 portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
\r
575 /*-----------------------------------------------------------*/
\r
577 #if( configASSERT_DEFINED == 1 )
\r
579 void vPortValidateInterruptPriority( void )
\r
581 uint32_t ulCurrentInterrupt;
\r
582 uint8_t ucCurrentPriority;
\r
584 /* Obtain the number of the currently executing interrupt. */
\r
585 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
\r
587 /* Is the interrupt number a user defined interrupt? */
\r
588 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
590 /* Look up the interrupt's priority. */
\r
591 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
593 /* The following assertion will fail if a service routine (ISR) for
\r
594 an interrupt that has been assigned a priority above
\r
595 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
596 function. ISR safe FreeRTOS API functions must *only* be called
\r
597 from interrupts that have been assigned a priority at or below
\r
598 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
600 Numerically low interrupt priority numbers represent logically high
\r
601 interrupt priorities, therefore the priority of the interrupt must
\r
602 be set to a value equal to or numerically *higher* than
\r
603 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
605 Interrupts that use the FreeRTOS API must not be left at their
\r
606 default priority of zero as that is the highest possible priority,
\r
607 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
608 and therefore also guaranteed to be invalid.
\r
610 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
611 interrupt entry is as fast and simple as possible.
\r
613 The following links provide detailed information:
\r
614 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
615 http://www.freertos.org/FAQHelp.html */
\r
616 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
619 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
620 that define each interrupt's priority to be split between bits that
\r
621 define the interrupt's pre-emption priority bits and bits that define
\r
622 the interrupt's sub-priority. For simplicity all bits must be defined
\r
623 to be pre-emption priority bits. The following assertion will fail if
\r
624 this is not the case (if some bits represent a sub-priority).
\r
626 If the application only uses CMSIS libraries for interrupt
\r
627 configuration then the correct setting can be achieved on all Cortex-M
\r
628 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
629 scheduler. Note however that some vendor specific peripheral libraries
\r
630 assume a non-zero priority group setting, in which cases using a value
\r
631 of zero will result in unpredictable behaviour. */
\r
632 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
635 #endif /* configASSERT_DEFINED */
\r