1 /*This file has been prepared for Doxygen automatic documentation generation.*/
\r
2 /*! \file *********************************************************************
\r
4 * \brief FreeRTOS port source for AVR32 UC3.
\r
6 * - Compiler: IAR EWAVR32
\r
7 * - Supported devices: All AVR32 devices can be used.
\r
10 * \author Atmel Corporation: http://www.atmel.com \n
\r
11 * Support and FAQ: http://support.atmel.no/
\r
13 *****************************************************************************/
\r
16 FreeRTOS V7.6.0 - Copyright (C) 2013 Real Time Engineers Ltd.
\r
19 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
21 ***************************************************************************
\r
23 * FreeRTOS provides completely free yet professionally developed, *
\r
24 * robust, strictly quality controlled, supported, and cross *
\r
25 * platform software that has become a de facto standard. *
\r
27 * Help yourself get started quickly and support the FreeRTOS *
\r
28 * project by purchasing a FreeRTOS tutorial book, reference *
\r
29 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
33 ***************************************************************************
\r
35 This file is part of the FreeRTOS distribution.
\r
37 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
38 the terms of the GNU General Public License (version 2) as published by the
\r
39 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
41 >>! NOTE: The modification to the GPL is included to allow you to distribute
\r
42 >>! a combined work that includes FreeRTOS without being obliged to provide
\r
43 >>! the source code for proprietary components outside of the FreeRTOS
\r
46 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
47 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
48 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
49 link: http://www.freertos.org/a00114.html
\r
53 ***************************************************************************
\r
55 * Having a problem? Start by reading the FAQ "My application does *
\r
56 * not run, what could be wrong?" *
\r
58 * http://www.FreeRTOS.org/FAQHelp.html *
\r
60 ***************************************************************************
\r
62 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
63 license and Real Time Engineers Ltd. contact details.
\r
65 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
66 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
67 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
69 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
70 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
71 licenses offer ticketed support, indemnification and middleware.
\r
73 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
74 engineered and independently SIL3 certified version for use in safety and
\r
75 mission critical applications that require provable dependability.
\r
81 /* Scheduler includes. */
\r
82 #include "FreeRTOS.h"
\r
85 /* AVR32 UC3 includes. */
\r
86 #include <avr32/io.h>
\r
87 #include <intrinsics.h>
\r
94 #if( configTICK_USE_TC==1 )
\r
99 /* Constants required to setup the task context. */
\r
100 #define portINITIAL_SR ( ( portSTACK_TYPE ) 0x00400000 ) /* AVR32 : [M2:M0]=001 I1M=0 I0M=0, GM=0 */
\r
101 #define portINSTRUCTION_SIZE ( ( portSTACK_TYPE ) 0 )
\r
103 /* Each task maintains its own critical nesting variable. */
\r
104 #define portNO_CRITICAL_NESTING ( ( unsigned long ) 0 )
\r
105 volatile unsigned long ulCriticalNesting = 9999UL;
\r
107 #if( configTICK_USE_TC==0 )
\r
108 static void prvScheduleNextTick( void );
\r
110 static void prvClearTcInt( void );
\r
113 /* Setup the timer to generate the tick interrupts. */
\r
114 static void prvSetupTimerInterrupt( void );
\r
116 /*-----------------------------------------------------------*/
\r
119 * Low-level initialization routine called during startup, before the main
\r
122 int __low_level_init(void)
\r
124 #if configHEAP_INIT
\r
125 #pragma segment = "HEAP"
\r
126 portBASE_TYPE *pxMem;
\r
129 /* Enable exceptions. */
\r
130 ENABLE_ALL_EXCEPTIONS();
\r
132 /* Initialize interrupt handling. */
\r
133 INTC_init_interrupts();
\r
135 #if configHEAP_INIT
\r
137 /* Initialize the heap used by malloc. */
\r
138 for( pxMem = __segment_begin( "HEAP" ); pxMem < ( portBASE_TYPE * ) __segment_end( "HEAP" ); )
\r
140 *pxMem++ = 0xA5A5A5A5;
\r
145 /* Code section present if and only if the debug trace is activated. */
\r
148 static const gpio_map_t DBG_USART_GPIO_MAP =
\r
150 { configDBG_USART_RX_PIN, configDBG_USART_RX_FUNCTION },
\r
151 { configDBG_USART_TX_PIN, configDBG_USART_TX_FUNCTION }
\r
154 static const usart_options_t DBG_USART_OPTIONS =
\r
156 .baudrate = configDBG_USART_BAUDRATE,
\r
158 .paritytype = USART_NO_PARITY,
\r
159 .stopbits = USART_1_STOPBIT,
\r
160 .channelmode = USART_NORMAL_CHMODE
\r
163 /* Initialize the USART used for the debug trace with the configured parameters. */
\r
164 extern volatile avr32_usart_t *volatile stdio_usart_base;
\r
165 stdio_usart_base = configDBG_USART;
\r
166 gpio_enable_module( DBG_USART_GPIO_MAP,
\r
167 sizeof( DBG_USART_GPIO_MAP ) / sizeof( DBG_USART_GPIO_MAP[0] ) );
\r
168 usart_init_rs232(configDBG_USART, &DBG_USART_OPTIONS, configCPU_CLOCK_HZ);
\r
172 /* Request initialization of data segments. */
\r
175 /*-----------------------------------------------------------*/
\r
177 /* Added as there is no such function in FreeRTOS. */
\r
178 void *pvPortRealloc( void *pv, size_t xWantedSize )
\r
184 pvReturn = realloc( pv, xWantedSize );
\r
190 /*-----------------------------------------------------------*/
\r
192 /* The cooperative scheduler requires a normal IRQ service routine to
\r
193 simply increment the system tick. */
\r
194 /* The preemptive scheduler is defined as "naked" as the full context is saved
\r
195 on entry as part of the context switch. */
\r
196 #pragma shadow_registers = full // Naked.
\r
197 static void vTick( void )
\r
199 /* Save the context of the interrupted task. */
\r
200 portSAVE_CONTEXT_OS_INT();
\r
202 #if( configTICK_USE_TC==1 )
\r
203 /* Clear the interrupt flag. */
\r
206 /* Schedule the COUNT&COMPARE match interrupt in (configCPU_CLOCK_HZ/configTICK_RATE_HZ)
\r
207 clock cycles from now. */
\r
208 prvScheduleNextTick();
\r
211 /* Because FreeRTOS is not supposed to run with nested interrupts, put all OS
\r
212 calls in a critical section . */
\r
213 portENTER_CRITICAL();
\r
214 xTaskIncrementTick();
\r
215 portEXIT_CRITICAL();
\r
217 /* Restore the context of the "elected task". */
\r
218 portRESTORE_CONTEXT_OS_INT();
\r
220 /*-----------------------------------------------------------*/
\r
222 #pragma shadow_registers = full // Naked.
\r
223 void SCALLYield( void )
\r
225 /* Save the context of the interrupted task. */
\r
226 portSAVE_CONTEXT_SCALL();
\r
227 vTaskSwitchContext();
\r
228 portRESTORE_CONTEXT_SCALL();
\r
230 /*-----------------------------------------------------------*/
\r
232 /* The code generated by the GCC compiler uses the stack in different ways at
\r
233 different optimisation levels. The interrupt flags can therefore not always
\r
234 be saved to the stack. Instead the critical section nesting level is stored
\r
235 in a variable, which is then saved as part of the stack context. */
\r
236 #pragma optimize = no_inline
\r
237 void vPortEnterCritical( void )
\r
239 /* Disable interrupts */
\r
240 portDISABLE_INTERRUPTS();
\r
242 /* Now interrupts are disabled ulCriticalNesting can be accessed
\r
243 directly. Increment ulCriticalNesting to keep a count of how many times
\r
244 portENTER_CRITICAL() has been called. */
\r
245 ulCriticalNesting++;
\r
247 /*-----------------------------------------------------------*/
\r
249 #pragma optimize = no_inline
\r
250 void vPortExitCritical( void )
\r
252 if(ulCriticalNesting > portNO_CRITICAL_NESTING)
\r
254 ulCriticalNesting--;
\r
255 if( ulCriticalNesting == portNO_CRITICAL_NESTING )
\r
257 /* Enable all interrupt/exception. */
\r
258 portENABLE_INTERRUPTS();
\r
262 /*-----------------------------------------------------------*/
\r
265 * Initialise the stack of a task to look exactly as if a call to
\r
266 * portSAVE_CONTEXT had been called.
\r
268 * See header file for description.
\r
270 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
272 /* Setup the initial stack of the task. The stack is set exactly as
\r
273 expected by the portRESTORE_CONTEXT() macro. */
\r
275 /* When the task starts, it will expect to find the function parameter in R12. */
\r
277 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x08080808; /* R8 */
\r
278 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x09090909; /* R9 */
\r
279 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x0A0A0A0A; /* R10 */
\r
280 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x0B0B0B0B; /* R11 */
\r
281 *pxTopOfStack-- = ( portSTACK_TYPE ) pvParameters; /* R12 */
\r
282 *pxTopOfStack-- = ( portSTACK_TYPE ) 0xDEADBEEF; /* R14/LR */
\r
283 *pxTopOfStack-- = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE; /* R15/PC */
\r
284 *pxTopOfStack-- = ( portSTACK_TYPE ) portINITIAL_SR; /* SR */
\r
285 *pxTopOfStack-- = ( portSTACK_TYPE ) 0xFF0000FF; /* R0 */
\r
286 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x01010101; /* R1 */
\r
287 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x02020202; /* R2 */
\r
288 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x03030303; /* R3 */
\r
289 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x04040404; /* R4 */
\r
290 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x05050505; /* R5 */
\r
291 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x06060606; /* R6 */
\r
292 *pxTopOfStack-- = ( portSTACK_TYPE ) 0x07070707; /* R7 */
\r
293 *pxTopOfStack = ( portSTACK_TYPE ) portNO_CRITICAL_NESTING; /* ulCriticalNesting */
\r
295 return pxTopOfStack;
\r
297 /*-----------------------------------------------------------*/
\r
299 portBASE_TYPE xPortStartScheduler( void )
\r
301 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
303 prvSetupTimerInterrupt();
\r
305 /* Start the first task. */
\r
306 portRESTORE_CONTEXT();
\r
308 /* Should not get here! */
\r
311 /*-----------------------------------------------------------*/
\r
313 void vPortEndScheduler( void )
\r
315 /* It is unlikely that the AVR32 port will require this function as there
\r
316 is nothing to return to. */
\r
318 /*-----------------------------------------------------------*/
\r
320 /* Schedule the COUNT&COMPARE match interrupt in (configCPU_CLOCK_HZ/configTICK_RATE_HZ)
\r
321 clock cycles from now. */
\r
322 #if( configTICK_USE_TC==0 )
\r
323 static void prvScheduleFirstTick(void)
\r
325 unsigned long lCycles;
\r
327 lCycles = Get_system_register(AVR32_COUNT);
\r
328 lCycles += (configCPU_CLOCK_HZ/configTICK_RATE_HZ);
\r
329 // If lCycles ends up to be 0, make it 1 so that the COMPARE and exception
\r
330 // generation feature does not get disabled.
\r
335 Set_system_register(AVR32_COMPARE, lCycles);
\r
338 #pragma optimize = no_inline
\r
339 static void prvScheduleNextTick(void)
\r
341 unsigned long lCycles, lCount;
\r
343 lCycles = Get_system_register(AVR32_COMPARE);
\r
344 lCycles += (configCPU_CLOCK_HZ/configTICK_RATE_HZ);
\r
345 // If lCycles ends up to be 0, make it 1 so that the COMPARE and exception
\r
346 // generation feature does not get disabled.
\r
351 lCount = Get_system_register(AVR32_COUNT);
\r
352 if( lCycles < lCount )
\r
353 { // We missed a tick, recover for the next.
\r
354 lCycles += (configCPU_CLOCK_HZ/configTICK_RATE_HZ);
\r
356 Set_system_register(AVR32_COMPARE, lCycles);
\r
359 #pragma optimize = no_inline
\r
360 static void prvClearTcInt(void)
\r
362 AVR32_TC.channel[configTICK_TC_CHANNEL].sr;
\r
365 /*-----------------------------------------------------------*/
\r
367 /* Setup the timer to generate the tick interrupts. */
\r
368 static void prvSetupTimerInterrupt(void)
\r
370 #if( configTICK_USE_TC==1 )
\r
372 volatile avr32_tc_t *tc = &AVR32_TC;
\r
374 // Options for waveform genration.
\r
375 tc_waveform_opt_t waveform_opt =
\r
377 .channel = configTICK_TC_CHANNEL, /* Channel selection. */
\r
379 .bswtrg = TC_EVT_EFFECT_NOOP, /* Software trigger effect on TIOB. */
\r
380 .beevt = TC_EVT_EFFECT_NOOP, /* External event effect on TIOB. */
\r
381 .bcpc = TC_EVT_EFFECT_NOOP, /* RC compare effect on TIOB. */
\r
382 .bcpb = TC_EVT_EFFECT_NOOP, /* RB compare effect on TIOB. */
\r
384 .aswtrg = TC_EVT_EFFECT_NOOP, /* Software trigger effect on TIOA. */
\r
385 .aeevt = TC_EVT_EFFECT_NOOP, /* External event effect on TIOA. */
\r
386 .acpc = TC_EVT_EFFECT_NOOP, /* RC compare effect on TIOA: toggle. */
\r
387 .acpa = TC_EVT_EFFECT_NOOP, /* RA compare effect on TIOA: toggle (other possibilities are none, set and clear). */
\r
389 .wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER,/* Waveform selection: Up mode without automatic trigger on RC compare. */
\r
390 .enetrg = FALSE, /* External event trigger enable. */
\r
391 .eevt = 0, /* External event selection. */
\r
392 .eevtedg = TC_SEL_NO_EDGE, /* External event edge selection. */
\r
393 .cpcdis = FALSE, /* Counter disable when RC compare. */
\r
394 .cpcstop = FALSE, /* Counter clock stopped with RC compare. */
\r
396 .burst = FALSE, /* Burst signal selection. */
\r
397 .clki = FALSE, /* Clock inversion. */
\r
398 .tcclks = TC_CLOCK_SOURCE_TC2 /* Internal source clock 2. */
\r
401 tc_interrupt_t tc_interrupt =
\r
415 /* Disable all interrupt/exception. */
\r
416 portDISABLE_INTERRUPTS();
\r
418 /* Register the compare interrupt handler to the interrupt controller and
\r
419 enable the compare interrupt. */
\r
421 #if( configTICK_USE_TC==1 )
\r
423 INTC_register_interrupt((__int_handler)&vTick, configTICK_TC_IRQ, INT0);
\r
425 /* Initialize the timer/counter. */
\r
426 tc_init_waveform(tc, &waveform_opt);
\r
428 /* Set the compare triggers.
\r
429 Remember TC counter is 16-bits, so counting second is not possible!
\r
430 That's why we configure it to count ms. */
\r
431 tc_write_rc( tc, configTICK_TC_CHANNEL, ( configPBA_CLOCK_HZ / 4) / configTICK_RATE_HZ );
\r
433 tc_configure_interrupts( tc, configTICK_TC_CHANNEL, &tc_interrupt );
\r
435 /* Start the timer/counter. */
\r
436 tc_start(tc, configTICK_TC_CHANNEL);
\r
440 INTC_register_interrupt((__int_handler)&vTick, AVR32_CORE_COMPARE_IRQ, INT0);
\r
441 prvScheduleFirstTick();
\r