2 FreeRTOS V7.4.0 - Copyright (C) 2013 Real Time Engineers Ltd.
\r
4 FEATURES AND PORTS ARE ADDED TO FREERTOS ALL THE TIME. PLEASE VISIT
\r
5 http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
10 * Complete, revised, and edited pdf reference manuals are also *
\r
13 * Purchasing FreeRTOS documentation will not only help you, by *
\r
14 * ensuring you get running as quickly as possible and with an *
\r
15 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
16 * the FreeRTOS project to continue with its mission of providing *
\r
17 * professional grade, cross platform, de facto standard solutions *
\r
18 * for microcontrollers - completely free of charge! *
\r
20 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
22 * Thank you for using FreeRTOS, and thank you for your support! *
\r
24 ***************************************************************************
\r
27 This file is part of the FreeRTOS distribution.
\r
29 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
30 the terms of the GNU General Public License (version 2) as published by the
\r
31 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
33 >>>>>>NOTE<<<<<< The modification to the GPL is included to allow you to
\r
34 distribute a combined work that includes FreeRTOS without being obliged to
\r
35 provide the source code for proprietary components outside of the FreeRTOS
\r
38 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
39 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
40 FOR A PARTICULAR PURPOSE. See the GNU General Public License for more
\r
41 details. You should have received a copy of the GNU General Public License
\r
42 and the FreeRTOS license exception along with FreeRTOS; if not itcan be
\r
43 viewed here: http://www.freertos.org/a00114.html and also obtained by
\r
44 writing to Real Time Engineers Ltd., contact details for whom are available
\r
45 on the FreeRTOS WEB site.
\r
49 ***************************************************************************
\r
51 * Having a problem? Start by reading the FAQ "My application does *
\r
52 * not run, what could be wrong?" *
\r
54 * http://www.FreeRTOS.org/FAQHelp.html *
\r
56 ***************************************************************************
\r
59 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
60 license and Real Time Engineers Ltd. contact details.
\r
62 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
63 including FreeRTOS+Trace - an indispensable productivity tool, and our new
\r
64 fully thread aware and reentrant UDP/IP stack.
\r
66 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
67 Integrity Systems, who sell the code with commercial support,
\r
68 indemnification and middleware, under the OpenRTOS brand.
\r
70 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
71 engineered and independently SIL3 certified version for use in safety and
\r
72 mission critical applications that require provable dependability.
\r
75 /* Scheduler includes. */
\r
76 #include "FreeRTOS.h"
\r
79 /* The critical nesting value is initialised to a non zero value to ensure
\r
80 interrupts don't accidentally become enabled before the scheduler is started. */
\r
81 #define portINITIAL_CRITICAL_NESTING ( ( unsigned short ) 10 )
\r
83 /* Initial PSW value allocated to a newly created task.
\r
85 * ||||||||-------------- Fill byte
\r
86 * |||||||--------------- Carry Flag cleared
\r
87 * |||||----------------- In-service priority Flags set to low level
\r
88 * ||||------------------ Register bank Select 0 Flag cleared
\r
89 * |||------------------- Auxiliary Carry Flag cleared
\r
90 * ||-------------------- Register bank Select 1 Flag cleared
\r
91 * |--------------------- Zero Flag set
\r
92 * ---------------------- Global Interrupt Flag set (enabled)
\r
94 #define portPSW ( 0xc6UL )
\r
96 /* The address of the pxCurrentTCB variable, but don't know or need to know its
\r
98 typedef void tskTCB;
\r
99 extern volatile tskTCB * volatile pxCurrentTCB;
\r
101 /* Each task maintains a count of the critical section nesting depth. Each time
\r
102 a critical section is entered the count is incremented. Each time a critical
\r
103 section is exited the count is decremented - with interrupts only being
\r
104 re-enabled if the count is zero.
\r
106 usCriticalNesting will get set to zero when the scheduler starts, but must
\r
107 not be initialised to zero as that could cause problems during the startup
\r
109 volatile unsigned short usCriticalNesting = portINITIAL_CRITICAL_NESTING;
\r
111 /*-----------------------------------------------------------*/
\r
114 * Sets up the periodic ISR used for the RTOS tick using the interval timer.
\r
115 * The application writer can define configSETUP_TICK_INTERRUPT() (in
\r
116 * FreeRTOSConfig.h) such that their own tick interrupt configuration is used
\r
117 * in place of prvSetupTimerInterrupt().
\r
119 static void prvSetupTimerInterrupt( void );
\r
120 #ifndef configSETUP_TICK_INTERRUPT
\r
121 /* The user has not provided their own tick interrupt configuration so use
\r
122 the definition in this file (which uses the interval timer). */
\r
123 #define configSETUP_TICK_INTERRUPT() prvSetupTimerInterrupt()
\r
124 #endif /* configSETUP_TICK_INTERRUPT */
\r
127 * Defined in portasm.s87, this function starts the scheduler by loading the
\r
128 * context of the first task to run.
\r
130 extern void vPortStartFirstTask( void );
\r
132 /*-----------------------------------------------------------*/
\r
135 * Initialise the stack of a task to look exactly as if a call to
\r
136 * portSAVE_CONTEXT had been called.
\r
138 * See the header file portable.h.
\r
140 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
142 unsigned long *pulLocal;
\r
144 #if __DATA_MODEL__ == __DATA_MODEL_FAR__
\r
146 /* Parameters are passed in on the stack, and written using a 32bit value
\r
147 hence a space is left for the second two bytes. */
\r
150 /* Write in the parameter value. */
\r
151 pulLocal = ( unsigned long * ) pxTopOfStack;
\r
152 *pulLocal = ( unsigned long ) pvParameters;
\r
155 /* These values are just spacers. The return address of the function
\r
156 would normally be written here. */
\r
157 *pxTopOfStack = ( portSTACK_TYPE ) 0xcdcd;
\r
159 *pxTopOfStack = ( portSTACK_TYPE ) 0xcdcd;
\r
162 /* The start address / PSW value is also written in as a 32bit value,
\r
163 so leave a space for the second two bytes. */
\r
166 /* Task function start address combined with the PSW. */
\r
167 pulLocal = ( unsigned long * ) pxTopOfStack;
\r
168 *pulLocal = ( ( ( unsigned long ) pxCode ) | ( portPSW << 24UL ) );
\r
171 /* An initial value for the AX register. */
\r
172 *pxTopOfStack = ( portSTACK_TYPE ) 0x1111;
\r
177 /* Task function address is written to the stack first. As it is
\r
178 written as a 32bit value a space is left on the stack for the second
\r
182 /* Task function start address combined with the PSW. */
\r
183 pulLocal = ( unsigned long * ) pxTopOfStack;
\r
184 *pulLocal = ( ( ( unsigned long ) pxCode ) | ( portPSW << 24UL ) );
\r
187 /* The parameter is passed in AX. */
\r
188 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters;
\r
193 /* An initial value for the HL register. */
\r
194 *pxTopOfStack = ( portSTACK_TYPE ) 0x2222;
\r
197 /* CS and ES registers. */
\r
198 *pxTopOfStack = ( portSTACK_TYPE ) 0x0F00;
\r
201 /* The remaining general purpose registers DE and BC */
\r
202 *pxTopOfStack = ( portSTACK_TYPE ) 0xDEDE;
\r
204 *pxTopOfStack = ( portSTACK_TYPE ) 0xBCBC;
\r
207 /* Finally the critical section nesting count is set to zero when the task
\r
209 *pxTopOfStack = ( portSTACK_TYPE ) portNO_CRITICAL_SECTION_NESTING;
\r
211 /* Return a pointer to the top of the stack that has been generated so it
\r
212 can be stored in the task control block for the task. */
\r
213 return pxTopOfStack;
\r
215 /*-----------------------------------------------------------*/
\r
217 portBASE_TYPE xPortStartScheduler( void )
\r
219 /* Setup the hardware to generate the tick. Interrupts are disabled when
\r
220 this function is called. */
\r
221 configSETUP_TICK_INTERRUPT();
\r
223 /* Restore the context of the first task that is going to run. */
\r
224 vPortStartFirstTask();
\r
226 /* Execution should not reach here as the tasks are now running!
\r
227 prvSetupTimerInterrupt() is called here to prevent the compiler outputting
\r
228 a warning about a statically declared function not being referenced in the
\r
229 case that the application writer has provided their own tick interrupt
\r
230 configuration routine (and defined configSETUP_TICK_INTERRUPT() such that
\r
231 their own routine will be called in place of prvSetupTimerInterrupt()). */
\r
232 prvSetupTimerInterrupt();
\r
235 /*-----------------------------------------------------------*/
\r
237 void vPortEndScheduler( void )
\r
239 /* It is unlikely that the RL78 port will get stopped. */
\r
241 /*-----------------------------------------------------------*/
\r
243 static void prvSetupTimerInterrupt( void )
\r
245 const unsigned short usClockHz = 15000UL; /* Internal clock. */
\r
246 const unsigned short usCompareMatch = ( usClockHz / configTICK_RATE_HZ ) + 1UL;
\r
248 /* Use the internal 15K clock. */
\r
249 OSMC = ( unsigned char ) 0x16;
\r
253 /* Supply the interval timer clock. */
\r
254 RTCEN = ( unsigned char ) 1U;
\r
256 /* Disable INTIT interrupt. */
\r
257 ITMK = ( unsigned char ) 1;
\r
259 /* Disable ITMC operation. */
\r
260 ITMC = ( unsigned char ) 0x0000;
\r
262 /* Clear INIT interrupt. */
\r
263 ITIF = ( unsigned char ) 0;
\r
265 /* Set interval and enable interrupt operation. */
\r
266 ITMC = usCompareMatch | 0x8000U;
\r
268 /* Enable INTIT interrupt. */
\r
269 ITMK = ( unsigned char ) 0;
\r
275 /* Supply the interval timer clock. */
\r
276 TMKAEN = ( unsigned char ) 1U;
\r
278 /* Disable INTIT interrupt. */
\r
279 TMKAMK = ( unsigned char ) 1;
\r
281 /* Disable ITMC operation. */
\r
282 ITMC = ( unsigned char ) 0x0000;
\r
284 /* Clear INIT interrupt. */
\r
285 TMKAIF = ( unsigned char ) 0;
\r
287 /* Set interval and enable interrupt operation. */
\r
288 ITMC = usCompareMatch | 0x8000U;
\r
290 /* Enable INTIT interrupt. */
\r
291 TMKAMK = ( unsigned char ) 0;
\r
295 /*-----------------------------------------------------------*/
\r