2 FreeRTOS V7.3.0 - Copyright (C) 2012 Real Time Engineers Ltd.
\r
4 FEATURES AND PORTS ARE ADDED TO FREERTOS ALL THE TIME. PLEASE VISIT
\r
5 http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
10 * Complete, revised, and edited pdf reference manuals are also *
\r
13 * Purchasing FreeRTOS documentation will not only help you, by *
\r
14 * ensuring you get running as quickly as possible and with an *
\r
15 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
16 * the FreeRTOS project to continue with its mission of providing *
\r
17 * professional grade, cross platform, de facto standard solutions *
\r
18 * for microcontrollers - completely free of charge! *
\r
20 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
22 * Thank you for using FreeRTOS, and thank you for your support! *
\r
24 ***************************************************************************
\r
27 This file is part of the FreeRTOS distribution.
\r
29 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
30 the terms of the GNU General Public License (version 2) as published by the
\r
31 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
32 >>>NOTE<<< The modification to the GPL is included to allow you to
\r
33 distribute a combined work that includes FreeRTOS without being obliged to
\r
34 provide the source code for proprietary components outside of the FreeRTOS
\r
35 kernel. FreeRTOS is distributed in the hope that it will be useful, but
\r
36 WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
37 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
38 more details. You should have received a copy of the GNU General Public
\r
39 License and the FreeRTOS license exception along with FreeRTOS; if not it
\r
40 can be viewed here: http://www.freertos.org/a00114.html and also obtained
\r
41 by writing to Richard Barry, contact details for whom are available on the
\r
46 ***************************************************************************
\r
48 * Having a problem? Start by reading the FAQ "My application does *
\r
49 * not run, what could be wrong?" *
\r
51 * http://www.FreeRTOS.org/FAQHelp.html *
\r
53 ***************************************************************************
\r
56 http://www.FreeRTOS.org - Documentation, training, latest versions, license
\r
57 and contact details.
\r
59 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
60 including FreeRTOS+Trace - an indispensable productivity tool.
\r
62 Real Time Engineers ltd license FreeRTOS to High Integrity Systems, who sell
\r
63 the code with commercial support, indemnification, and middleware, under
\r
64 the OpenRTOS brand: http://www.OpenRTOS.com. High Integrity Systems also
\r
65 provide a safety engineered and independently SIL3 certified version under
\r
66 the SafeRTOS brand: http://www.SafeRTOS.com.
\r
69 /*-----------------------------------------------------------
\r
70 * Implementation of functions defined in portable.h for the ARM CM4F port.
\r
71 *----------------------------------------------------------*/
\r
73 /* Scheduler includes. */
\r
74 #include "FreeRTOS.h"
\r
77 #ifndef __TARGET_FPU_VFP
\r
78 #error This port can only be used when the project options are configured to enable hardware floating point support.
\r
81 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
82 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
85 #ifndef configSYSTICK_CLOCK_HZ
\r
86 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
87 #if configUSE_TICKLESS_IDLE == 1
\r
88 static const unsigned long ulStoppedTimerCompensation = 45UL;
\r
90 #else /* configSYSTICK_CLOCK_HZ */
\r
91 #if configUSE_TICKLESS_IDLE == 1
\r
92 /* Assumes the SysTick clock is slower than the CPU clock. */
\r
93 static const unsigned long ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
95 #endif /* configSYSTICK_CLOCK_HZ */
\r
97 /* Constants required to manipulate the core. Registers first... */
\r
98 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile unsigned long * ) 0xe000e010 ) )
\r
99 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile unsigned long * ) 0xe000e014 ) )
\r
100 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile unsigned long * ) 0xe000e018 ) )
\r
101 #define portNVIC_INT_CTRL_REG ( * ( ( volatile unsigned long * ) 0xe000ed04 ) )
\r
102 #define portNVIC_SYSPRI2_REG ( * ( ( volatile unsigned long * ) 0xe000ed20 ) )
\r
103 /* ...then bits in the registers. */
\r
104 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
105 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
106 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
107 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
108 #define portNVIC_PENDSVSET_BIT ( 1UL << 28UL )
\r
109 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
110 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
112 #define portNVIC_PENDSV_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 16 )
\r
113 #define portNVIC_SYSTICK_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 24 )
\r
115 /* Constants required to manipulate the VFP. */
\r
116 #define portFPCCR ( ( volatile unsigned long * ) 0xe000ef34 ) /* Floating point context control register. */
\r
117 #define portASPEN_AND_LSPEN_BITS ( 0x3UL << 30UL )
\r
119 /* Constants required to set up the initial stack. */
\r
120 #define portINITIAL_XPSR ( 0x01000000 )
\r
121 #define portINITIAL_EXEC_RETURN ( 0xfffffffd )
\r
123 /* Each task maintains its own interrupt status in the critical nesting
\r
125 static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;
\r
128 * Setup the timer to generate the tick interrupts.
\r
130 static void prvSetupTimerInterrupt( void );
\r
133 * Exception handlers.
\r
135 void xPortPendSVHandler( void );
\r
136 void xPortSysTickHandler( void );
\r
137 void vPortSVCHandler( void );
\r
140 * Start first task is a separate function so it can be tested in isolation.
\r
142 static void prvStartFirstTask( void );
\r
145 * Functions defined in portasm.s to enable the VFP.
\r
147 static void prvEnableVFP( void );
\r
148 /*-----------------------------------------------------------*/
\r
151 * The number of SysTick increments that make up one tick period.
\r
153 static unsigned long ulTimerReloadValueForOneTick = 0;
\r
156 * The maximum number of tick periods that can be suppressed is limited by the
\r
157 * 24 bit resolution of the SysTick timer.
\r
159 #if configUSE_TICKLESS_IDLE == 1
\r
160 static unsigned long xMaximumPossibleSuppressedTicks = 0;
\r
161 #endif /* configUSE_TICKLESS_IDLE */
\r
163 /*-----------------------------------------------------------*/
\r
166 * See header file for description.
\r
168 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
170 /* Simulate the stack frame as it would be created by a context switch
\r
173 /* Offset added to account for the way the MCU uses the stack on entry/exit
\r
174 of interrupts, and to ensure alignment. */
\r
177 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
179 *pxTopOfStack = ( portSTACK_TYPE ) pxCode; /* PC */
\r
181 *pxTopOfStack = 0; /* LR */
\r
183 /* Save code space by skipping register initialisation. */
\r
184 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
185 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
187 /* A save method is being used that requires each task to maintain its
\r
188 own exec return value. */
\r
190 *pxTopOfStack = portINITIAL_EXEC_RETURN;
\r
192 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
194 return pxTopOfStack;
\r
196 /*-----------------------------------------------------------*/
\r
198 __asm void vPortSVCHandler( void )
\r
202 /* Get the location of the current TCB. */
\r
203 ldr r3, =pxCurrentTCB
\r
206 /* Pop the core registers. */
\r
207 ldmia r0!, {r4-r11, r14}
\r
213 /*-----------------------------------------------------------*/
\r
215 __asm void prvStartFirstTask( void )
\r
219 /* Use the NVIC offset register to locate the stack. */
\r
220 ldr r0, =0xE000ED08
\r
223 /* Set the msp back to the start of the stack. */
\r
225 /* Globally enable interrupts. */
\r
227 /* Call SVC to start the first task. */
\r
231 /*-----------------------------------------------------------*/
\r
233 __asm void prvEnableVFP( void )
\r
237 /* The FPU enable bits are in the CPACR. */
\r
238 ldr.w r0, =0xE000ED88
\r
241 /* Enable CP10 and CP11 coprocessors, then save back. */
\r
242 orr r1, r1, #( 0xf << 20 )
\r
247 /*-----------------------------------------------------------*/
\r
250 * See header file for description.
\r
252 portBASE_TYPE xPortStartScheduler( void )
\r
254 /* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
\r
255 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
256 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
258 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
260 prvSetupTimerInterrupt();
\r
262 /* Initialise the critical nesting count ready for the first task. */
\r
263 uxCriticalNesting = 0;
\r
265 /* Ensure the VFP is enabled - it should be anyway. */
\r
268 /* Lazy save always. */
\r
269 *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
\r
271 /* Start the first task. */
\r
272 prvStartFirstTask();
\r
274 /* Should not get here! */
\r
277 /*-----------------------------------------------------------*/
\r
279 void vPortEndScheduler( void )
\r
281 /* It is unlikely that the CM4F port will require this function as there
\r
282 is nothing to return to. */
\r
284 /*-----------------------------------------------------------*/
\r
286 void vPortYieldFromISR( void )
\r
288 /* Set a PendSV to request a context switch. */
\r
289 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
291 /*-----------------------------------------------------------*/
\r
293 void vPortEnterCritical( void )
\r
295 portDISABLE_INTERRUPTS();
\r
296 uxCriticalNesting++;
\r
298 /*-----------------------------------------------------------*/
\r
300 void vPortExitCritical( void )
\r
302 uxCriticalNesting--;
\r
303 if( uxCriticalNesting == 0 )
\r
305 portENABLE_INTERRUPTS();
\r
308 /*-----------------------------------------------------------*/
\r
310 __asm void xPortPendSVHandler( void )
\r
312 extern uxCriticalNesting;
\r
313 extern pxCurrentTCB;
\r
314 extern vTaskSwitchContext;
\r
320 /* Get the location of the current TCB. */
\r
321 ldr r3, =pxCurrentTCB
\r
324 /* Is the task using the FPU context? If so, push high vfp registers. */
\r
327 vstmdbeq r0!, {s16-s31}
\r
329 /* Save the core registers. */
\r
330 stmdb r0!, {r4-r11, r14}
\r
332 /* Save the new top of stack into the first member of the TCB. */
\r
335 stmdb sp!, {r3, r14}
\r
336 mov r0, #configMAX_SYSCALL_INTERRUPT_PRIORITY
\r
338 bl vTaskSwitchContext
\r
341 ldmia sp!, {r3, r14}
\r
343 /* The first item in pxCurrentTCB is the task top of stack. */
\r
347 /* Pop the core registers. */
\r
348 ldmia r0!, {r4-r11, r14}
\r
350 /* Is the task using the FPU context? If so, pop the high vfp registers
\r
354 vldmiaeq r0!, {s16-s31}
\r
360 /*-----------------------------------------------------------*/
\r
362 void xPortSysTickHandler( void )
\r
364 #if configUSE_PREEMPTION == 1
\r
366 /* If using preemption, also force a context switch. */
\r
367 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
371 #if configUSE_TICKLESS_IDLE == 1
\r
372 portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
\r
375 ( void ) portSET_INTERRUPT_MASK_FROM_ISR();
\r
377 vTaskIncrementTick();
\r
379 portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
\r
381 /*-----------------------------------------------------------*/
\r
383 #if configUSE_TICKLESS_IDLE == 1
\r
385 __weak void vPortSuppressTicksAndSleep( portTickType xExpectedIdleTime )
\r
387 unsigned long ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickIncrements;
\r
389 /* Make sure the SysTick reload value does not overflow the counter. */
\r
390 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
392 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
395 /* Calculate the reload value required to wait xExpectedIdleTime
\r
396 tick periods. -1 is used because this code will execute part way
\r
397 through one of the tick periods, and the fraction of a tick period is
\r
398 accounted for later. */
\r
399 ulReloadValue = ( ulTimerReloadValueForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
400 if( ulReloadValue > ulStoppedTimerCompensation )
\r
402 ulReloadValue -= ulStoppedTimerCompensation;
\r
405 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
406 is accounted for as best it can be, but using the tickless mode will
\r
407 inevitably result in some tiny drift of the time maintained by the
\r
408 kernel with respect to calendar time. */
\r
409 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
411 /* If a context switch is pending then abandon the low power entry as
\r
412 the context switch might have been pended by an external interrupt that
\r
413 requires processing. */
\r
414 if( ( portNVIC_INT_CTRL_REG & portNVIC_PENDSVSET_BIT ) != 0 )
\r
416 /* Restart SysTick. */
\r
417 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
421 /* Adjust the reload value to take into account that the current
\r
422 time slice is already partially complete. */
\r
423 ulReloadValue += ( portNVIC_SYSTICK_LOAD_REG - ( portNVIC_SYSTICK_LOAD_REG - portNVIC_SYSTICK_CURRENT_VALUE_REG ) );
\r
424 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
426 /* Clear the SysTick count flag and set the count value back to
\r
428 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
430 /* Restart SysTick. */
\r
431 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
433 /* Sleep until something happens. */
\r
434 portPRE_SLEEP_PROCESSING();
\r
436 portPOST_SLEEP_PROCESSING();
\r
438 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
439 accounted for as best it can be, but using the tickless mode will
\r
440 inevitably result in some tiny drift of the time maintained by the
\r
441 kernel with respect to calendar time. */
\r
442 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
444 if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
446 /* The tick interrupt has already executed, and the SysTick
\r
447 count reloaded with the portNVIC_SYSTICK_LOAD_REG value.
\r
448 Reset the portNVIC_SYSTICK_LOAD_REG with whatever remains of
\r
449 this tick period. */
\r
450 portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
452 /* The tick interrupt handler will already have pended the tick
\r
453 processing in the kernel. As the pending tick will be
\r
454 processed as soon as this function exits, the tick value
\r
455 maintained by the tick is stepped forward by one less than the
\r
456 time spent waiting. */
\r
457 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
461 /* Something other than the tick interrupt ended the sleep.
\r
462 Work out how long the sleep lasted. */
\r
463 ulCompletedSysTickIncrements = ( xExpectedIdleTime * ulTimerReloadValueForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
465 /* How many complete tick periods passed while the processor
\r
467 ulCompleteTickPeriods = ulCompletedSysTickIncrements / ulTimerReloadValueForOneTick;
\r
469 /* The reload value is set to whatever fraction of a single tick
\r
471 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerReloadValueForOneTick ) - ulCompletedSysTickIncrements;
\r
474 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
475 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
477 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
478 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
480 vTaskStepTick( ulCompleteTickPeriods );
\r
484 #endif /* #if configUSE_TICKLESS_IDLE */
\r
486 /*-----------------------------------------------------------*/
\r
489 * Setup the systick timer to generate the tick interrupts at the required
\r
492 void prvSetupTimerInterrupt( void )
\r
494 /* Calculate the constants required to configure the tick interrupt. */
\r
495 ulTimerReloadValueForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
\r
496 #if configUSE_TICKLESS_IDLE == 1
\r
497 xMaximumPossibleSuppressedTicks = 0xffffffUL / ( ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL );
\r
498 #endif /* configUSE_TICKLESS_IDLE */
\r
500 /* Configure SysTick to interrupt at the requested rate. */
\r
501 portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
\r
502 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
504 /*-----------------------------------------------------------*/
\r
506 __asm unsigned long ulPortSetInterruptMask( void )
\r
511 mov r1, #configMAX_SYSCALL_INTERRUPT_PRIORITY
\r
516 /*-----------------------------------------------------------*/
\r
518 __asm void vPortClearInterruptMask( unsigned long ulNewMask )
\r