]> git.sur5r.net Git - freertos/blob - Source/portable/CodeWarrior/HCS12/portmacro.h
2b702c5eed619fee3742f842d8c753a90f264923
[freertos] / Source / portable / CodeWarrior / HCS12 / portmacro.h
1 /*\r
2         FreeRTOS.org V4.4.0 - Copyright (C) 2003-2007 Richard Barry.\r
3 \r
4         This file is part of the FreeRTOS.org distribution.\r
5 \r
6         FreeRTOS.org is free software; you can redistribute it and/or modify\r
7         it under the terms of the GNU General Public License as published by\r
8         the Free Software Foundation; either version 2 of the License, or\r
9         (at your option) any later version.\r
10 \r
11         FreeRTOS.org is distributed in the hope that it will be useful,\r
12         but WITHOUT ANY WARRANTY; without even the implied warranty of\r
13         MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\r
14         GNU General Public License for more details.\r
15 \r
16         You should have received a copy of the GNU General Public License\r
17         along with FreeRTOS.org; if not, write to the Free Software\r
18         Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA\r
19 \r
20         A special exception to the GPL can be applied should you wish to distribute\r
21         a combined work that includes FreeRTOS.org, without being obliged to provide\r
22         the source code for any proprietary components.  See the licensing section \r
23         of http://www.FreeRTOS.org for full details of how and when the exception\r
24         can be applied.\r
25 \r
26         ***************************************************************************\r
27         See http://www.FreeRTOS.org for documentation, latest information, license \r
28         and contact details.  Please ensure to read the configuration and relevant \r
29         port sections of the online documentation.\r
30 \r
31         Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along\r
32         with commercial development and support options.\r
33         ***************************************************************************\r
34 */\r
35 \r
36 \r
37 #ifndef PORTMACRO_H\r
38 #define PORTMACRO_H\r
39 \r
40 /*-----------------------------------------------------------\r
41  * Port specific definitions.  \r
42  *\r
43  * The settings in this file configure FreeRTOS correctly for the\r
44  * given hardware and compiler.\r
45  *\r
46  * These settings should not be altered.\r
47  *-----------------------------------------------------------\r
48  */\r
49 \r
50 /* Type definitions. */\r
51 #define portCHAR                char\r
52 #define portFLOAT               float\r
53 #define portDOUBLE              double\r
54 #define portLONG                long\r
55 #define portSHORT               short\r
56 #define portSTACK_TYPE  unsigned portCHAR\r
57 #define portBASE_TYPE   char\r
58 \r
59 #if( configUSE_16_BIT_TICKS == 1 )\r
60         typedef unsigned portSHORT portTickType;\r
61         #define portMAX_DELAY ( portTickType ) 0xffff\r
62 #else\r
63         typedef unsigned portLONG portTickType;\r
64         #define portMAX_DELAY ( portTickType ) 0xffffffff\r
65 #endif\r
66 /*-----------------------------------------------------------*/\r
67 \r
68 /* Hardware specifics. */\r
69 #define portBYTE_ALIGNMENT                      1\r
70 #define portSTACK_GROWTH                        ( -1 )\r
71 #define portTICK_RATE_MS                        ( ( portTickType ) 1000 / configTICK_RATE_HZ )          \r
72 #define portYIELD()                                     __asm( "swi" );\r
73 #define portNOP()                                       __asm( "nop" );\r
74 /*-----------------------------------------------------------*/\r
75 \r
76 /* Critical section handling. */\r
77 #define portENABLE_INTERRUPTS()                         __asm( "cli" )  \r
78 #define portDISABLE_INTERRUPTS()                        __asm( "sei" )\r
79 \r
80 /*\r
81  * Disable interrupts before incrementing the count of critical section nesting.\r
82  * The nesting count is maintained so we know when interrupts should be\r
83  * re-enabled.  Once interrupts are disabled the nesting count can be accessed\r
84  * directly.  Each task maintains its own nesting count.\r
85  */\r
86 #define portENTER_CRITICAL()                                                                    \\r
87 {                                                                                                                               \\r
88         extern volatile unsigned portBASE_TYPE uxCriticalNesting;       \\r
89                                                                                                                                 \\r
90         portDISABLE_INTERRUPTS();                                                                       \\r
91         uxCriticalNesting++;                                                                            \\r
92 }\r
93 \r
94 /*\r
95  * Interrupts are disabled so we can access the nesting count directly.  If the\r
96  * nesting is found to be 0 (no nesting) then we are leaving the critical \r
97  * section and interrupts can be re-enabled.\r
98  */\r
99 #define  portEXIT_CRITICAL()                                                                    \\r
100 {                                                                                                                               \\r
101         extern volatile unsigned portBASE_TYPE uxCriticalNesting;       \\r
102                                                                                                                                 \\r
103         uxCriticalNesting--;                                                                            \\r
104         if( uxCriticalNesting == 0 )                                                            \\r
105         {                                                                                                                       \\r
106                 portENABLE_INTERRUPTS();                                                                \\r
107         }                                                                                                                       \\r
108 }\r
109 /*-----------------------------------------------------------*/\r
110 \r
111 /* Task utilities. */\r
112 \r
113 /* \r
114  * These macros are very simple as the processor automatically saves and \r
115  * restores its registers as interrupts are entered and exited.  In\r
116  * addition to the (automatically stacked) registers we also stack the \r
117  * critical nesting count.  Each task maintains its own critical nesting\r
118  * count as it is legitimate for a task to yield from within a critical\r
119  * section.  If the banked memory model is being used then the PPAGE\r
120  * register is also stored as part of the tasks context.\r
121  */\r
122 \r
123 #ifdef BANKED_MODEL\r
124         /* \r
125          * Load the stack pointer for the task, then pull the critical nesting\r
126          * count and PPAGE register from the stack.  The remains of the \r
127          * context are restored by the RTI instruction.\r
128          */\r
129         #define portRESTORE_CONTEXT()                                                                   \\r
130         {                                                                                                                               \\r
131                 extern volatile void * pxCurrentTCB;                                            \\r
132                 extern volatile unsigned portBASE_TYPE uxCriticalNesting;       \\r
133                                                                                                                                         \\r
134                 __asm( "ldx pxCurrentTCB" );                                                            \\r
135                 __asm( "lds 0, x" );                                                                            \\r
136                 __asm( "pula" );                                                                                        \\r
137                 __asm( "staa uxCriticalNesting" );                                                      \\r
138                 __asm( "pula" );                                                                                        \\r
139                 __asm( "staa 0x30" ); /* 0x30 = PPAGE */                                        \\r
140         }\r
141 \r
142         /* \r
143          * By the time this macro is called the processor has already stacked the\r
144          * registers.  Simply stack the nesting count and PPAGE value, then save \r
145          * the task stack pointer.\r
146          */\r
147         #define portSAVE_CONTEXT()                                                                              \\r
148         {                                                                                                                               \\r
149                 extern volatile void * pxCurrentTCB;                                            \\r
150                 extern volatile unsigned portBASE_TYPE uxCriticalNesting;       \\r
151                                                                                                                                         \\r
152                 __asm( "ldaa 0x30" );  /* 0x30 = PPAGE */                                       \\r
153                 __asm( "psha" );                                                                                        \\r
154                 __asm( "ldaa uxCriticalNesting" );                                                      \\r
155                 __asm( "psha" );                                                                                        \\r
156                 __asm( "ldx pxCurrentTCB" );                                                            \\r
157                 __asm( "sts 0, x" );                                                                            \\r
158         }\r
159 #else\r
160 \r
161         /* \r
162          * These macros are as per the BANKED versions above, but without saving\r
163          * and restoring the PPAGE register.\r
164          */\r
165 \r
166         #define portRESTORE_CONTEXT()                                                                   \\r
167         {                                                                                                                               \\r
168                 extern volatile void * pxCurrentTCB;                                            \\r
169                 extern volatile unsigned portBASE_TYPE uxCriticalNesting;       \\r
170                                                                                                                                         \\r
171                 __asm( "ldx pxCurrentTCB" );                                                            \\r
172                 __asm( "lds 0, x" );                                                                            \\r
173                 __asm( "pula" );                                                                                        \\r
174                 __asm( "staa uxCriticalNesting" );                                                      \\r
175         }\r
176 \r
177         #define portSAVE_CONTEXT()                                                                              \\r
178         {                                                                                                                               \\r
179                 extern volatile void * pxCurrentTCB;                                            \\r
180                 extern volatile unsigned portBASE_TYPE uxCriticalNesting;       \\r
181                                                                                                                                         \\r
182                 __asm( "ldaa uxCriticalNesting" );                                                      \\r
183                 __asm( "psha" );                                                                                        \\r
184                 __asm( "ldx pxCurrentTCB" );                                                            \\r
185                 __asm( "sts 0, x" );                                                                            \\r
186         }\r
187 #endif\r
188 \r
189 /*\r
190  * Utility macro to call macros above in correct order in order to perform a\r
191  * task switch from within a standard ISR.  This macro can only be used if\r
192  * the ISR does not use any local (stack) variables.  If the ISR uses stack\r
193  * variables portYIELD() should be used in it's place.\r
194  */\r
195 #define portTASK_SWITCH_FROM_ISR()                                                              \\r
196         portSAVE_CONTEXT();                                                                                     \\r
197         vTaskSwitchContext();                                                                           \\r
198         portRESTORE_CONTEXT();\r
199 \r
200 \r
201 /* Task function macros as described on the FreeRTOS.org WEB site. */\r
202 #define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void *pvParameters )\r
203 #define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void *pvParameters )\r
204 \r
205 #define inline\r
206 \r
207 #endif /* PORTMACRO_H */\r
208 \r