2 FreeRTOS.org V4.2.1 - Copyright (C) 2003-2007 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 See http://www.FreeRTOS.org for documentation, latest information, license
\r
28 and contact details. Please ensure to read the configuration and relevant
\r
29 port sections of the online documentation.
\r
31 Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along
\r
32 with commercial development and support options.
\r
33 ***************************************************************************
\r
40 /*-----------------------------------------------------------
\r
41 * Port specific definitions.
\r
43 * The settings in this file configure FreeRTOS correctly for the
\r
44 * given hardware and compiler.
\r
46 * These settings should not be altered.
\r
47 *-----------------------------------------------------------
\r
50 /* Type definitions. */
\r
51 #define portCHAR char
\r
52 #define portFLOAT float
\r
53 #define portDOUBLE double
\r
54 #define portLONG long
\r
55 #define portSHORT short
\r
56 #define portSTACK_TYPE unsigned portCHAR
\r
57 #define portBASE_TYPE char
\r
59 #if( configUSE_16_BIT_TICKS == 1 )
\r
60 typedef unsigned portSHORT portTickType;
\r
61 #define portMAX_DELAY ( portTickType ) 0xffff
\r
63 typedef unsigned portLONG portTickType;
\r
64 #define portMAX_DELAY ( portTickType ) 0xffffffff
\r
66 /*-----------------------------------------------------------*/
\r
68 /* Hardware specifics. */
\r
69 #define portBYTE_ALIGNMENT 1
\r
70 #define portSTACK_GROWTH ( -1 )
\r
71 #define portTICK_RATE_MS ( ( portTickType ) 1000 / configTICK_RATE_HZ )
\r
72 #define portYIELD() __asm( "swi" );
\r
73 /*-----------------------------------------------------------*/
\r
75 /* Critical section handling. */
\r
76 #define portENABLE_INTERRUPTS() __asm( "cli" )
\r
77 #define portDISABLE_INTERRUPTS() __asm( "sei" )
\r
80 * Disable interrupts before incrementing the count of critical section nesting.
\r
81 * The nesting count is maintained so we know when interrupts should be
\r
82 * re-enabled. Once interrupts are disabled the nesting count can be accessed
\r
83 * directly. Each task maintains its own nesting count.
\r
85 #define portENTER_CRITICAL() \
\r
87 extern volatile unsigned portBASE_TYPE uxCriticalNesting; \
\r
89 portDISABLE_INTERRUPTS(); \
\r
90 uxCriticalNesting++; \
\r
94 * Interrupts are disabled so we can access the nesting count directly. If the
\r
95 * nesting is found to be 0 (no nesting) then we are leaving the critical
\r
96 * section and interrupts can be re-enabled.
\r
98 #define portEXIT_CRITICAL() \
\r
100 extern volatile unsigned portBASE_TYPE uxCriticalNesting; \
\r
102 uxCriticalNesting--; \
\r
103 if( uxCriticalNesting == 0 ) \
\r
105 portENABLE_INTERRUPTS(); \
\r
108 /*-----------------------------------------------------------*/
\r
110 /* Task utilities. */
\r
113 * These macros are very simple as the processor automatically saves and
\r
114 * restores its registers as interrupts are entered and exited. In
\r
115 * addition to the (automatically stacked) registers we also stack the
\r
116 * critical nesting count. Each task maintains its own critical nesting
\r
117 * count as it is legitimate for a task to yield from within a critical
\r
118 * section. If the banked memory model is being used then the PPAGE
\r
119 * register is also stored as part of the tasks context.
\r
122 #ifdef BANKED_MODEL
\r
124 * Load the stack pointer for the task, then pull the critical nesting
\r
125 * count and PPAGE register from the stack. The remains of the
\r
126 * context are restored by the RTI instruction.
\r
128 #define portRESTORE_CONTEXT() \
\r
131 .globl pxCurrentTCB ; void * \n\
\r
132 .globl uxCriticalNesting ; char \n\
\r
134 ldx pxCurrentTCB \n\
\r
135 lds 0,x ; Stack \n\
\r
137 movb 1,sp+,uxCriticalNesting \n\
\r
138 movb 1,sp+,0x30 ; PPAGE \n\
\r
143 * By the time this macro is called the processor has already stacked the
\r
144 * registers. Simply stack the nesting count and PPAGE value, then save
\r
145 * the task stack pointer.
\r
147 #define portSAVE_CONTEXT() \
\r
150 .globl pxCurrentTCB ; void * \n\
\r
151 .globl uxCriticalNesting ; char \n\
\r
153 movb 0x30, 1,-sp ; PPAGE \n\
\r
154 movb uxCriticalNesting, 1,-sp \n\
\r
156 ldx pxCurrentTCB \n\
\r
157 sts 0,x ; Stack \n\
\r
163 * These macros are as per the BANKED versions above, but without saving
\r
164 * and restoring the PPAGE register.
\r
167 #define portRESTORE_CONTEXT() \
\r
170 .globl pxCurrentTCB ; void * \n\
\r
171 .globl uxCriticalNesting ; char \n\
\r
173 ldx pxCurrentTCB \n\
\r
174 lds 0,x ; Stack \n\
\r
176 movb 1,sp+,uxCriticalNesting \n\
\r
180 #define portSAVE_CONTEXT() \
\r
183 .globl pxCurrentTCB ; void * \n\
\r
184 .globl uxCriticalNesting ; char \n\
\r
186 movb uxCriticalNesting, 1,-sp \n\
\r
188 ldx pxCurrentTCB \n\
\r
189 sts 0,x ; Stack \n\
\r
195 * Utility macros to save/restore correct software registers for GCC. This is
\r
196 * useful when GCC does not generate appropriate ISR head/tail code.
\r
198 #define portISR_HEAD() \
\r
201 movw _.frame, 2,-sp \n\
\r
202 movw _.tmp, 2,-sp \n\
\r
203 movw _.z, 2,-sp \n\
\r
204 movw _.xy, 2,-sp \n\
\r
205 ;movw _.d2, 2,-sp \n\
\r
206 ;movw _.d1, 2,-sp \n\
\r
210 #define portISR_TAIL() \
\r
213 movw 2,sp+, _.xy \n\
\r
214 movw 2,sp+, _.z \n\
\r
215 movw 2,sp+, _.tmp \n\
\r
216 movw 2,sp+, _.frame \n\
\r
217 ;movw 2,sp+, _.d1 \n\
\r
218 ;movw 2,sp+, _.d2 \n\
\r
224 * Utility macro to call macros above in correct order in order to perform a
\r
225 * task switch from within a standard ISR. This macro can only be used if
\r
226 * the ISR does not use any local (stack) variables. If the ISR uses stack
\r
227 * variables portYIELD() should be used in it's place.
\r
230 #define portTASK_SWITCH_FROM_ISR() \
\r
231 portSAVE_CONTEXT(); \
\r
232 vTaskSwitchContext(); \
\r
233 portRESTORE_CONTEXT();
\r
236 /* Task function macros as described on the FreeRTOS.org WEB site. */
\r
237 #define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void *pvParameters )
\r
238 #define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void *pvParameters )
\r
241 #endif /* PORTMACRO_H */
\r