2 FreeRTOS.org V5.0.3 - Copyright (C) 2003-2008 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 ***************************************************************************
\r
29 * SAVE TIME AND MONEY! We can port FreeRTOS.org to your own hardware, *
\r
30 * and even write all or part of your application on your behalf. *
\r
31 * See http://www.OpenRTOS.com for details of the services we provide to *
\r
32 * expedite your project. *
\r
34 ***************************************************************************
\r
35 ***************************************************************************
\r
37 Please ensure to read the configuration and relevant port sections of the
\r
38 online documentation.
\r
40 http://www.FreeRTOS.org - Documentation, latest information, license and
\r
43 http://www.SafeRTOS.com - A version that is certified for use in safety
\r
46 http://www.OpenRTOS.com - Commercial support, development, porting,
\r
47 licensing and training services.
\r
50 /*-----------------------------------------------------------
\r
51 * Implementation of functions defined in portable.h for the ST STR71x ARM7
\r
53 *----------------------------------------------------------*/
\r
55 /* Library includes. */
\r
59 /* Standard includes. */
\r
62 /* Scheduler includes. */
\r
63 #include "FreeRTOS.h"
\r
66 /* Constants required to setup the initial stack. */
\r
67 #define portINITIAL_SPSR ( ( portSTACK_TYPE ) 0x3f ) /* System mode, THUMB mode, interrupts enabled. */
\r
68 #define portINSTRUCTION_SIZE ( ( portSTACK_TYPE ) 4 )
\r
70 /* Constants required to handle critical sections. */
\r
71 #define portNO_CRITICAL_NESTING ( ( unsigned portLONG ) 0 )
\r
73 #define portMICROS_PER_SECOND 1000000
\r
75 /*-----------------------------------------------------------*/
\r
77 /* Setup the watchdog to generate the tick interrupts. */
\r
78 static void prvSetupTimerInterrupt( void );
\r
80 /* ulCriticalNesting will get set to zero when the first task starts. It
\r
81 cannot be initialised to 0 as this will cause interrupts to be enabled
\r
82 during the kernel initialisation process. */
\r
83 unsigned portLONG ulCriticalNesting = ( unsigned portLONG ) 9999;
\r
85 /* Tick interrupt routines for cooperative and preemptive operation
\r
86 respectively. The preemptive version is not defined as __irq as it is called
\r
87 from an asm wrapper function. */
\r
88 __arm __irq void vPortNonPreemptiveTick( void );
\r
89 void vPortPreemptiveTick( void );
\r
91 /*-----------------------------------------------------------*/
\r
94 * Initialise the stack of a task to look exactly as if a call to
\r
95 * portSAVE_CONTEXT had been called.
\r
97 * See header file for description.
\r
99 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
101 portSTACK_TYPE *pxOriginalTOS;
\r
103 pxOriginalTOS = pxTopOfStack;
\r
105 /* Setup the initial stack of the task. The stack is set exactly as
\r
106 expected by the portRESTORE_CONTEXT() macro. */
\r
108 /* First on the stack is the return address - which in this case is the
\r
109 start of the task. The offset is added to make the return address appear
\r
110 as it would within an IRQ ISR. */
\r
111 *pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;
\r
114 *pxTopOfStack = ( portSTACK_TYPE ) 0xaaaaaaaa; /* R14 */
\r
116 *pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
\r
118 *pxTopOfStack = ( portSTACK_TYPE ) 0x12121212; /* R12 */
\r
120 *pxTopOfStack = ( portSTACK_TYPE ) 0x11111111; /* R11 */
\r
122 *pxTopOfStack = ( portSTACK_TYPE ) 0x10101010; /* R10 */
\r
124 *pxTopOfStack = ( portSTACK_TYPE ) 0x09090909; /* R9 */
\r
126 *pxTopOfStack = ( portSTACK_TYPE ) 0x08080808; /* R8 */
\r
128 *pxTopOfStack = ( portSTACK_TYPE ) 0x07070707; /* R7 */
\r
130 *pxTopOfStack = ( portSTACK_TYPE ) 0x06060606; /* R6 */
\r
132 *pxTopOfStack = ( portSTACK_TYPE ) 0x05050505; /* R5 */
\r
134 *pxTopOfStack = ( portSTACK_TYPE ) 0x04040404; /* R4 */
\r
136 *pxTopOfStack = ( portSTACK_TYPE ) 0x03030303; /* R3 */
\r
138 *pxTopOfStack = ( portSTACK_TYPE ) 0x02020202; /* R2 */
\r
140 *pxTopOfStack = ( portSTACK_TYPE ) 0x01010101; /* R1 */
\r
143 /* When the task starts is will expect to find the function parameter in
\r
145 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
148 /* The status register is set for system mode, with interrupts enabled. */
\r
149 *pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;
\r
152 /* Interrupt flags cannot always be stored on the stack and will
\r
153 instead be stored in a variable, which is then saved as part of the
\r
155 *pxTopOfStack = portNO_CRITICAL_NESTING;
\r
157 return pxTopOfStack;
\r
159 /*-----------------------------------------------------------*/
\r
161 portBASE_TYPE xPortStartScheduler( void )
\r
163 extern void vPortStartFirstTask( void );
\r
165 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
167 prvSetupTimerInterrupt();
\r
169 /* Start the first task. */
\r
170 vPortStartFirstTask();
\r
172 /* Should not get here! */
\r
175 /*-----------------------------------------------------------*/
\r
177 void vPortEndScheduler( void )
\r
179 /* It is unlikely that the ARM port will require this function as there
\r
180 is nothing to return to. */
\r
182 /*-----------------------------------------------------------*/
\r
184 /* The cooperative scheduler requires a normal IRQ service routine to
\r
185 simply increment the system tick. */
\r
186 __arm __irq void vPortNonPreemptiveTick( void )
\r
188 /* Increment the tick count - which may wake some tasks but as the
\r
189 preemptive scheduler is not being used any woken task is not given
\r
190 processor time no matter what its priority. */
\r
191 vTaskIncrementTick();
\r
193 /* Clear the interrupt in the watchdog and EIC. */
\r
197 /*-----------------------------------------------------------*/
\r
199 /* This function is called from an asm wrapper, so does not require the __irq
\r
201 void vPortPreemptiveTick( void )
\r
203 /* Increment the tick counter. */
\r
204 vTaskIncrementTick();
\r
206 /* The new tick value might unblock a task. Ensure the highest task that
\r
207 is ready to execute is the task that will execute when the tick ISR
\r
209 vTaskSwitchContext();
\r
211 /* Clear the interrupt in the watchdog and EIC. */
\r
215 /*-----------------------------------------------------------*/
\r
217 static void prvSetupTimerInterrupt( void )
\r
219 /* Set the watchdog up to generate a periodic tick. */
\r
220 WDG_ECITConfig( DISABLE );
\r
221 WDG_CntOnOffConfig( DISABLE );
\r
222 WDG_PeriodValueConfig( portMICROS_PER_SECOND / configTICK_RATE_HZ );
\r
224 /* Setup the tick interrupt in the EIC. */
\r
225 EIC_IRQChannelPriorityConfig( WDG_IRQChannel, 1 );
\r
226 EIC_IRQChannelConfig( WDG_IRQChannel, ENABLE );
\r
227 EIC_IRQConfig( ENABLE );
\r
228 WDG_ECITConfig( ENABLE );
\r
230 /* Start the timer - interrupts are actually disabled at this point so
\r
231 it is safe to do this here. */
\r
232 WDG_CntOnOffConfig( ENABLE );
\r
234 /*-----------------------------------------------------------*/
\r
236 __arm __interwork void vPortEnterCritical( void )
\r
238 /* Disable interrupts first! */
\r
239 __disable_interrupt();
\r
241 /* Now interrupts are disabled ulCriticalNesting can be accessed
\r
242 directly. Increment ulCriticalNesting to keep a count of how many times
\r
243 portENTER_CRITICAL() has been called. */
\r
244 ulCriticalNesting++;
\r
246 /*-----------------------------------------------------------*/
\r
248 __arm __interwork void vPortExitCritical( void )
\r
250 if( ulCriticalNesting > portNO_CRITICAL_NESTING )
\r
252 /* Decrement the nesting count as we are leaving a critical section. */
\r
253 ulCriticalNesting--;
\r
255 /* If the nesting level has reached zero then interrupts should be
\r
257 if( ulCriticalNesting == portNO_CRITICAL_NESTING )
\r
259 __enable_interrupt();
\r
263 /*-----------------------------------------------------------*/
\r