2 FreeRTOS.org V4.5.0 - Copyright (C) 2003-2007 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 See http://www.FreeRTOS.org for documentation, latest information, license
\r
28 and contact details. Please ensure to read the configuration and relevant
\r
29 port sections of the online documentation.
\r
31 Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along
\r
32 with commercial development and support options.
\r
33 ***************************************************************************
\r
36 /*-----------------------------------------------------------
\r
37 * Implementation of functions defined in portable.h for the ST STR71x ARM7
\r
39 *----------------------------------------------------------*/
\r
41 /* Library includes. */
\r
45 /* Standard includes. */
\r
48 /* Scheduler includes. */
\r
49 #include "FreeRTOS.h"
\r
52 /* Constants required to setup the initial stack. */
\r
53 #define portINITIAL_SPSR ( ( portSTACK_TYPE ) 0x3f ) /* System mode, THUMB mode, interrupts enabled. */
\r
54 #define portINSTRUCTION_SIZE ( ( portSTACK_TYPE ) 4 )
\r
56 /* Constants required to handle critical sections. */
\r
57 #define portNO_CRITICAL_NESTING ( ( unsigned portLONG ) 0 )
\r
59 #define portMICROS_PER_SECOND 1000000
\r
61 /*-----------------------------------------------------------*/
\r
63 /* Setup the watchdog to generate the tick interrupts. */
\r
64 static void prvSetupTimerInterrupt( void );
\r
66 /* ulCriticalNesting will get set to zero when the first task starts. It
\r
67 cannot be initialised to 0 as this will cause interrupts to be enabled
\r
68 during the kernel initialisation process. */
\r
69 unsigned portLONG ulCriticalNesting = ( unsigned portLONG ) 9999;
\r
71 /* Tick interrupt routines for cooperative and preemptive operation
\r
72 respectively. The preemptive version is not defined as __irq as it is called
\r
73 from an asm wrapper function. */
\r
74 __arm __irq void vPortNonPreemptiveTick( void );
\r
75 void vPortPreemptiveTick( void );
\r
77 /*-----------------------------------------------------------*/
\r
80 * Initialise the stack of a task to look exactly as if a call to
\r
81 * portSAVE_CONTEXT had been called.
\r
83 * See header file for description.
\r
85 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
87 portSTACK_TYPE *pxOriginalTOS;
\r
89 pxOriginalTOS = pxTopOfStack;
\r
91 /* Setup the initial stack of the task. The stack is set exactly as
\r
92 expected by the portRESTORE_CONTEXT() macro. */
\r
94 /* First on the stack is the return address - which in this case is the
\r
95 start of the task. The offset is added to make the return address appear
\r
96 as it would within an IRQ ISR. */
\r
97 *pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;
\r
100 *pxTopOfStack = ( portSTACK_TYPE ) 0xaaaaaaaa; /* R14 */
\r
102 *pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
\r
104 *pxTopOfStack = ( portSTACK_TYPE ) 0x12121212; /* R12 */
\r
106 *pxTopOfStack = ( portSTACK_TYPE ) 0x11111111; /* R11 */
\r
108 *pxTopOfStack = ( portSTACK_TYPE ) 0x10101010; /* R10 */
\r
110 *pxTopOfStack = ( portSTACK_TYPE ) 0x09090909; /* R9 */
\r
112 *pxTopOfStack = ( portSTACK_TYPE ) 0x08080808; /* R8 */
\r
114 *pxTopOfStack = ( portSTACK_TYPE ) 0x07070707; /* R7 */
\r
116 *pxTopOfStack = ( portSTACK_TYPE ) 0x06060606; /* R6 */
\r
118 *pxTopOfStack = ( portSTACK_TYPE ) 0x05050505; /* R5 */
\r
120 *pxTopOfStack = ( portSTACK_TYPE ) 0x04040404; /* R4 */
\r
122 *pxTopOfStack = ( portSTACK_TYPE ) 0x03030303; /* R3 */
\r
124 *pxTopOfStack = ( portSTACK_TYPE ) 0x02020202; /* R2 */
\r
126 *pxTopOfStack = ( portSTACK_TYPE ) 0x01010101; /* R1 */
\r
129 /* When the task starts is will expect to find the function parameter in
\r
131 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
134 /* The status register is set for system mode, with interrupts enabled. */
\r
135 *pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;
\r
138 /* Interrupt flags cannot always be stored on the stack and will
\r
139 instead be stored in a variable, which is then saved as part of the
\r
141 *pxTopOfStack = portNO_CRITICAL_NESTING;
\r
143 return pxTopOfStack;
\r
145 /*-----------------------------------------------------------*/
\r
147 portBASE_TYPE xPortStartScheduler( void )
\r
149 extern void vPortStartFirstTask( void );
\r
151 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
153 prvSetupTimerInterrupt();
\r
155 /* Start the first task. */
\r
156 vPortStartFirstTask();
\r
158 /* Should not get here! */
\r
161 /*-----------------------------------------------------------*/
\r
163 void vPortEndScheduler( void )
\r
165 /* It is unlikely that the ARM port will require this function as there
\r
166 is nothing to return to. */
\r
168 /*-----------------------------------------------------------*/
\r
170 /* The cooperative scheduler requires a normal IRQ service routine to
\r
171 simply increment the system tick. */
\r
172 __arm __irq void vPortNonPreemptiveTick( void )
\r
174 /* Increment the tick count - which may wake some tasks but as the
\r
175 preemptive scheduler is not being used any woken task is not given
\r
176 processor time no matter what its priority. */
\r
177 vTaskIncrementTick();
\r
179 /* Clear the interrupt in the watchdog and EIC. */
\r
183 /*-----------------------------------------------------------*/
\r
185 /* This function is called from an asm wrapper, so does not require the __irq
\r
187 void vPortPreemptiveTick( void )
\r
189 /* Increment the tick counter. */
\r
190 vTaskIncrementTick();
\r
192 /* The new tick value might unblock a task. Ensure the highest task that
\r
193 is ready to execute is the task that will execute when the tick ISR
\r
195 vTaskSwitchContext();
\r
197 /* Clear the interrupt in the watchdog and EIC. */
\r
201 /*-----------------------------------------------------------*/
\r
203 static void prvSetupTimerInterrupt( void )
\r
205 /* Set the watchdog up to generate a periodic tick. */
\r
206 WDG_ECITConfig( DISABLE );
\r
207 WDG_CntOnOffConfig( DISABLE );
\r
208 WDG_PeriodValueConfig( portMICROS_PER_SECOND / configTICK_RATE_HZ );
\r
210 /* Setup the tick interrupt in the EIC. */
\r
211 EIC_IRQChannelPriorityConfig( WDG_IRQChannel, 1 );
\r
212 EIC_IRQChannelConfig( WDG_IRQChannel, ENABLE );
\r
213 EIC_IRQConfig( ENABLE );
\r
214 WDG_ECITConfig( ENABLE );
\r
216 /* Start the timer - interrupts are actually disabled at this point so
\r
217 it is safe to do this here. */
\r
218 WDG_CntOnOffConfig( ENABLE );
\r
220 /*-----------------------------------------------------------*/
\r
222 __arm __interwork void vPortEnterCritical( void )
\r
224 /* Disable interrupts first! */
\r
225 __disable_interrupt();
\r
227 /* Now interrupts are disabled ulCriticalNesting can be accessed
\r
228 directly. Increment ulCriticalNesting to keep a count of how many times
\r
229 portENTER_CRITICAL() has been called. */
\r
230 ulCriticalNesting++;
\r
232 /*-----------------------------------------------------------*/
\r
234 __arm __interwork void vPortExitCritical( void )
\r
236 if( ulCriticalNesting > portNO_CRITICAL_NESTING )
\r
238 /* Decrement the nesting count as we are leaving a critical section. */
\r
239 ulCriticalNesting--;
\r
241 /* If the nesting level has reached zero then interrupts should be
\r
243 if( ulCriticalNesting == portNO_CRITICAL_NESTING )
\r
245 __enable_interrupt();
\r
249 /*-----------------------------------------------------------*/
\r