2 FreeRTOS.org V4.6.1 - Copyright (C) 2003-2007 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 See http://www.FreeRTOS.org for documentation, latest information, license
\r
28 and contact details. Please ensure to read the configuration and relevant
\r
29 port sections of the online documentation.
\r
31 Also see http://www.SafeRTOS.com a version that has been certified for use
\r
32 in safety critical systems, plus commercial licensing, development and
\r
34 ***************************************************************************
\r
37 /*-----------------------------------------------------------
\r
38 * Implementation of functions defined in portable.h for the ST STR75x ARM7
\r
40 *----------------------------------------------------------*/
\r
42 /* Library includes. */
\r
44 #include "75x_eic.h"
\r
46 /* Scheduler includes. */
\r
47 #include "FreeRTOS.h"
\r
50 /* Constants required to setup the initial stack. */
\r
51 #define portINITIAL_SPSR ( ( portSTACK_TYPE ) 0x3f ) /* System mode, THUMB mode, interrupts enabled. */
\r
52 #define portINSTRUCTION_SIZE ( ( portSTACK_TYPE ) 4 )
\r
54 /* Constants required to handle critical sections. */
\r
55 #define portNO_CRITICAL_NESTING ( ( unsigned portLONG ) 0 )
\r
57 /* Prescale used on the timer clock when calculating the tick period. */
\r
58 #define portPRESCALE 20
\r
61 /*-----------------------------------------------------------*/
\r
63 /* Setup the TB to generate the tick interrupts. */
\r
64 static void prvSetupTimerInterrupt( void );
\r
66 /* ulCriticalNesting will get set to zero when the first task starts. It
\r
67 cannot be initialised to 0 as this will cause interrupts to be enabled
\r
68 during the kernel initialisation process. */
\r
69 unsigned portLONG ulCriticalNesting = ( unsigned portLONG ) 9999;
\r
71 /* Tick interrupt routines for preemptive operation. */
\r
72 __arm void vPortPreemptiveTick( void );
\r
74 /*-----------------------------------------------------------*/
\r
77 * Initialise the stack of a task to look exactly as if a call to
\r
78 * portSAVE_CONTEXT had been called.
\r
80 * See header file for description.
\r
82 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
84 portSTACK_TYPE *pxOriginalTOS;
\r
86 pxOriginalTOS = pxTopOfStack;
\r
88 /* Setup the initial stack of the task. The stack is set exactly as
\r
89 expected by the portRESTORE_CONTEXT() macro. */
\r
91 /* First on the stack is the return address - which in this case is the
\r
92 start of the task. The offset is added to make the return address appear
\r
93 as it would within an IRQ ISR. */
\r
94 *pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;
\r
97 *pxTopOfStack = ( portSTACK_TYPE ) 0xaaaaaaaa; /* R14 */
\r
99 *pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
\r
101 *pxTopOfStack = ( portSTACK_TYPE ) 0x12121212; /* R12 */
\r
103 *pxTopOfStack = ( portSTACK_TYPE ) 0x11111111; /* R11 */
\r
105 *pxTopOfStack = ( portSTACK_TYPE ) 0x10101010; /* R10 */
\r
107 *pxTopOfStack = ( portSTACK_TYPE ) 0x09090909; /* R9 */
\r
109 *pxTopOfStack = ( portSTACK_TYPE ) 0x08080808; /* R8 */
\r
111 *pxTopOfStack = ( portSTACK_TYPE ) 0x07070707; /* R7 */
\r
113 *pxTopOfStack = ( portSTACK_TYPE ) 0x06060606; /* R6 */
\r
115 *pxTopOfStack = ( portSTACK_TYPE ) 0x05050505; /* R5 */
\r
117 *pxTopOfStack = ( portSTACK_TYPE ) 0x04040404; /* R4 */
\r
119 *pxTopOfStack = ( portSTACK_TYPE ) 0x03030303; /* R3 */
\r
121 *pxTopOfStack = ( portSTACK_TYPE ) 0x02020202; /* R2 */
\r
123 *pxTopOfStack = ( portSTACK_TYPE ) 0x01010101; /* R1 */
\r
126 /* When the task starts is will expect to find the function parameter in
\r
128 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
131 /* The status register is set for system mode, with interrupts enabled. */
\r
132 *pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;
\r
135 /* Interrupt flags cannot always be stored on the stack and will
\r
136 instead be stored in a variable, which is then saved as part of the
\r
138 *pxTopOfStack = portNO_CRITICAL_NESTING;
\r
140 return pxTopOfStack;
\r
142 /*-----------------------------------------------------------*/
\r
144 portBASE_TYPE xPortStartScheduler( void )
\r
146 extern void vPortStartFirstTask( void );
\r
148 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
150 prvSetupTimerInterrupt();
\r
152 /* Start the first task. */
\r
153 vPortStartFirstTask();
\r
155 /* Should not get here! */
\r
158 /*-----------------------------------------------------------*/
\r
160 void vPortEndScheduler( void )
\r
162 /* It is unlikely that the ARM port will require this function as there
\r
163 is nothing to return to. */
\r
165 /*-----------------------------------------------------------*/
\r
167 __arm void vPortPreemptiveTick( void )
\r
169 /* Increment the tick counter. */
\r
170 vTaskIncrementTick();
\r
172 /* The new tick value might unblock a task. Ensure the highest task that
\r
173 is ready to execute is the task that will execute when the tick ISR
\r
175 #if configUSE_PREEMPTION == 1
\r
176 vTaskSwitchContext();
\r
179 TB_ClearITPendingBit( TB_IT_Update );
\r
181 /*-----------------------------------------------------------*/
\r
183 static void prvSetupTimerInterrupt( void )
\r
185 EIC_IRQInitTypeDef EIC_IRQInitStructure;
\r
186 TB_InitTypeDef TB_InitStructure;
\r
188 /* Setup the EIC for the TB. */
\r
189 EIC_IRQInitStructure.EIC_IRQChannelCmd = ENABLE;
\r
190 EIC_IRQInitStructure.EIC_IRQChannel = TB_IRQChannel;
\r
191 EIC_IRQInitStructure.EIC_IRQChannelPriority = 1;
\r
192 EIC_IRQInit(&EIC_IRQInitStructure);
\r
194 /* Setup the TB for the generation of the tick interrupt. */
\r
195 TB_InitStructure.TB_Mode = TB_Mode_Timing;
\r
196 TB_InitStructure.TB_CounterMode = TB_CounterMode_Down;
\r
197 TB_InitStructure.TB_Prescaler = portPRESCALE;
\r
198 TB_InitStructure.TB_AutoReload = ( ( configCPU_CLOCK_HZ / ( portPRESCALE + 1 ) ) / configTICK_RATE_HZ ) + 1;
\r
199 TB_Init(&TB_InitStructure);
\r
201 /* Enable TB Update interrupt */
\r
202 TB_ITConfig(TB_IT_Update, ENABLE);
\r
204 /* Clear TB Update interrupt pending bit */
\r
205 TB_ClearITPendingBit(TB_IT_Update);
\r
210 /*-----------------------------------------------------------*/
\r
212 __arm __interwork void vPortEnterCritical( void )
\r
214 /* Disable interrupts first! */
\r
215 __disable_interrupt();
\r
217 /* Now interrupts are disabled ulCriticalNesting can be accessed
\r
218 directly. Increment ulCriticalNesting to keep a count of how many times
\r
219 portENTER_CRITICAL() has been called. */
\r
220 ulCriticalNesting++;
\r
222 /*-----------------------------------------------------------*/
\r
224 __arm __interwork void vPortExitCritical( void )
\r
226 if( ulCriticalNesting > portNO_CRITICAL_NESTING )
\r
228 /* Decrement the nesting count as we are leaving a critical section. */
\r
229 ulCriticalNesting--;
\r
231 /* If the nesting level has reached zero then interrupts should be
\r
233 if( ulCriticalNesting == portNO_CRITICAL_NESTING )
\r
235 __enable_interrupt();
\r
239 /*-----------------------------------------------------------*/
\r