2 FreeRTOS.org V4.3.0 - Copyright (C) 2003-2007 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 See http://www.FreeRTOS.org for documentation, latest information, license
\r
28 and contact details. Please ensure to read the configuration and relevant
\r
29 port sections of the online documentation.
\r
31 Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along
\r
32 with commercial development and support options.
\r
33 ***************************************************************************
\r
36 /*-----------------------------------------------------------
\r
37 * Implementation of functions defined in portable.h for the ST STR75x ARM7
\r
39 *----------------------------------------------------------*/
\r
41 /* Library includes. */
\r
43 #include "75x_eic.h"
\r
45 /* Scheduler includes. */
\r
46 #include "FreeRTOS.h"
\r
49 /* Constants required to setup the initial stack. */
\r
50 #define portINITIAL_SPSR ( ( portSTACK_TYPE ) 0x3f ) /* System mode, THUMB mode, interrupts enabled. */
\r
51 #define portINSTRUCTION_SIZE ( ( portSTACK_TYPE ) 4 )
\r
53 /* Constants required to handle critical sections. */
\r
54 #define portNO_CRITICAL_NESTING ( ( unsigned portLONG ) 0 )
\r
56 /* Prescale used on the timer clock when calculating the tick period. */
\r
57 #define portPRESCALE 20
\r
60 /*-----------------------------------------------------------*/
\r
62 /* Setup the TB to generate the tick interrupts. */
\r
63 static void prvSetupTimerInterrupt( void );
\r
65 /* ulCriticalNesting will get set to zero when the first task starts. It
\r
66 cannot be initialised to 0 as this will cause interrupts to be enabled
\r
67 during the kernel initialisation process. */
\r
68 unsigned portLONG ulCriticalNesting = ( unsigned portLONG ) 9999;
\r
70 /* Tick interrupt routines for preemptive operation. */
\r
71 __arm void vPortPreemptiveTick( void );
\r
73 /*-----------------------------------------------------------*/
\r
76 * Initialise the stack of a task to look exactly as if a call to
\r
77 * portSAVE_CONTEXT had been called.
\r
79 * See header file for description.
\r
81 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
83 portSTACK_TYPE *pxOriginalTOS;
\r
85 pxOriginalTOS = pxTopOfStack;
\r
87 /* Setup the initial stack of the task. The stack is set exactly as
\r
88 expected by the portRESTORE_CONTEXT() macro. */
\r
90 /* First on the stack is the return address - which in this case is the
\r
91 start of the task. The offset is added to make the return address appear
\r
92 as it would within an IRQ ISR. */
\r
93 *pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;
\r
96 *pxTopOfStack = ( portSTACK_TYPE ) 0xaaaaaaaa; /* R14 */
\r
98 *pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
\r
100 *pxTopOfStack = ( portSTACK_TYPE ) 0x12121212; /* R12 */
\r
102 *pxTopOfStack = ( portSTACK_TYPE ) 0x11111111; /* R11 */
\r
104 *pxTopOfStack = ( portSTACK_TYPE ) 0x10101010; /* R10 */
\r
106 *pxTopOfStack = ( portSTACK_TYPE ) 0x09090909; /* R9 */
\r
108 *pxTopOfStack = ( portSTACK_TYPE ) 0x08080808; /* R8 */
\r
110 *pxTopOfStack = ( portSTACK_TYPE ) 0x07070707; /* R7 */
\r
112 *pxTopOfStack = ( portSTACK_TYPE ) 0x06060606; /* R6 */
\r
114 *pxTopOfStack = ( portSTACK_TYPE ) 0x05050505; /* R5 */
\r
116 *pxTopOfStack = ( portSTACK_TYPE ) 0x04040404; /* R4 */
\r
118 *pxTopOfStack = ( portSTACK_TYPE ) 0x03030303; /* R3 */
\r
120 *pxTopOfStack = ( portSTACK_TYPE ) 0x02020202; /* R2 */
\r
122 *pxTopOfStack = ( portSTACK_TYPE ) 0x01010101; /* R1 */
\r
125 /* When the task starts is will expect to find the function parameter in
\r
127 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
130 /* The status register is set for system mode, with interrupts enabled. */
\r
131 *pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;
\r
134 /* Interrupt flags cannot always be stored on the stack and will
\r
135 instead be stored in a variable, which is then saved as part of the
\r
137 *pxTopOfStack = portNO_CRITICAL_NESTING;
\r
139 return pxTopOfStack;
\r
141 /*-----------------------------------------------------------*/
\r
143 portBASE_TYPE xPortStartScheduler( void )
\r
145 extern void vPortStartFirstTask( void );
\r
147 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
149 prvSetupTimerInterrupt();
\r
151 /* Start the first task. */
\r
152 vPortStartFirstTask();
\r
154 /* Should not get here! */
\r
157 /*-----------------------------------------------------------*/
\r
159 void vPortEndScheduler( void )
\r
161 /* It is unlikely that the ARM port will require this function as there
\r
162 is nothing to return to. */
\r
164 /*-----------------------------------------------------------*/
\r
166 __arm void vPortPreemptiveTick( void )
\r
168 /* Increment the tick counter. */
\r
169 vTaskIncrementTick();
\r
171 /* The new tick value might unblock a task. Ensure the highest task that
\r
172 is ready to execute is the task that will execute when the tick ISR
\r
174 #if configUSE_PREEMPTION == 1
\r
175 vTaskSwitchContext();
\r
178 TB_ClearITPendingBit( TB_IT_Update );
\r
180 /*-----------------------------------------------------------*/
\r
182 static void prvSetupTimerInterrupt( void )
\r
184 EIC_IRQInitTypeDef EIC_IRQInitStructure;
\r
185 TB_InitTypeDef TB_InitStructure;
\r
187 /* Setup the EIC for the TB. */
\r
188 EIC_IRQInitStructure.EIC_IRQChannelCmd = ENABLE;
\r
189 EIC_IRQInitStructure.EIC_IRQChannel = TB_IRQChannel;
\r
190 EIC_IRQInitStructure.EIC_IRQChannelPriority = 1;
\r
191 EIC_IRQInit(&EIC_IRQInitStructure);
\r
193 /* Setup the TB for the generation of the tick interrupt. */
\r
194 TB_InitStructure.TB_Mode = TB_Mode_Timing;
\r
195 TB_InitStructure.TB_CounterMode = TB_CounterMode_Down;
\r
196 TB_InitStructure.TB_Prescaler = portPRESCALE;
\r
197 TB_InitStructure.TB_AutoReload = ( ( configCPU_CLOCK_HZ / ( portPRESCALE + 1 ) ) / configTICK_RATE_HZ ) + 1;
\r
198 TB_Init(&TB_InitStructure);
\r
200 /* Enable TB Update interrupt */
\r
201 TB_ITConfig(TB_IT_Update, ENABLE);
\r
203 /* Clear TB Update interrupt pending bit */
\r
204 TB_ClearITPendingBit(TB_IT_Update);
\r
209 /*-----------------------------------------------------------*/
\r
211 __arm __interwork void vPortEnterCritical( void )
\r
213 /* Disable interrupts first! */
\r
214 __disable_interrupt();
\r
216 /* Now interrupts are disabled ulCriticalNesting can be accessed
\r
217 directly. Increment ulCriticalNesting to keep a count of how many times
\r
218 portENTER_CRITICAL() has been called. */
\r
219 ulCriticalNesting++;
\r
221 /*-----------------------------------------------------------*/
\r
223 __arm __interwork void vPortExitCritical( void )
\r
225 if( ulCriticalNesting > portNO_CRITICAL_NESTING )
\r
227 /* Decrement the nesting count as we are leaving a critical section. */
\r
228 ulCriticalNesting--;
\r
230 /* If the nesting level has reached zero then interrupts should be
\r
232 if( ulCriticalNesting == portNO_CRITICAL_NESTING )
\r
234 __enable_interrupt();
\r
238 /*-----------------------------------------------------------*/
\r