2 FreeRTOS.org V4.2.1 - Copyright (C) 2003-2007 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 See http://www.FreeRTOS.org for documentation, latest information, license
\r
28 and contact details. Please ensure to read the configuration and relevant
\r
29 port sections of the online documentation.
\r
31 Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along
\r
32 with commercial development and support options.
\r
33 ***************************************************************************
\r
37 Changes between V4.0.0 and V4.0.1
\r
39 + Reduced the code used to setup the initial stack frame.
\r
40 + The kernel no longer has to install or handle the fault interrupt.
\r
43 /*-----------------------------------------------------------
\r
44 * Implementation of functions defined in portable.h for the ARM CM3 port.
\r
45 *----------------------------------------------------------*/
\r
47 /* Scheduler includes. */
\r
48 #include "FreeRTOS.h"
\r
51 /* Constants required to manipulate the NVIC. */
\r
52 #define portNVIC_SYSTICK_CTRL ( ( volatile unsigned portLONG *) 0xe000e010 )
\r
53 #define portNVIC_SYSTICK_LOAD ( ( volatile unsigned portLONG *) 0xe000e014 )
\r
54 #define portNVIC_INT_CTRL ( ( volatile unsigned portLONG *) 0xe000ed04 )
\r
55 #define portNVIC_SYSPRI2 ( ( volatile unsigned portLONG *) 0xe000ed20 )
\r
56 #define portNVIC_SYSPRI1 ( ( volatile unsigned portLONG *) 0xe000ed1c )
\r
57 #define portNVIC_HARD_FAULT_STATUS 0xe000ed2c
\r
58 #define portNVIC_FORCED_FAULT_BIT 0x40000000
\r
59 #define portNVIC_SYSTICK_CLK 0x00000004
\r
60 #define portNVIC_SYSTICK_INT 0x00000002
\r
61 #define portNVIC_SYSTICK_ENABLE 0x00000001
\r
62 #define portNVIC_PENDSVSET 0x10000000
\r
63 #define portNVIC_PENDSV_PRI 0x00ff0000
\r
64 #define portNVIC_SVCALL_PRI 0xff000000
\r
65 #define portNVIC_SYSTICK_PRI 0xff000000
\r
67 /* Constants required to set up the initial stack. */
\r
68 #define portINITIAL_XPSR ( 0x01000000 )
\r
70 /* Each task maintains its own interrupt status in the critical nesting
\r
72 unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;
\r
74 /* Constant hardware definitions to assist asm code. */
\r
75 const unsigned long ulHardFaultStatus = portNVIC_HARD_FAULT_STATUS;
\r
76 const unsigned long ulNVICIntCtrl = ( unsigned long ) 0xe000ed04;
\r
77 const unsigned long ulForceFaultBit = portNVIC_FORCED_FAULT_BIT;
\r
78 const unsigned long ulPendSVBit = portNVIC_PENDSVSET;
\r
81 * Setup the timer to generate the tick interrupts.
\r
83 static void prvSetupTimerInterrupt( void );
\r
86 * Set the MSP/PSP to a known value.
\r
88 void prvSetMSP( unsigned long ulValue );
\r
89 void prvSetPSP( unsigned long ulValue );
\r
91 /*-----------------------------------------------------------*/
\r
94 * See header file for description.
\r
96 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
98 /* Simulate the stack frame as it would be created by a context switch
\r
100 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
102 *pxTopOfStack = ( portSTACK_TYPE ) pxCode; /* PC */
\r
104 *pxTopOfStack = 0xfffffffd; /* LR */
\r
105 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
106 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
107 pxTopOfStack -= 9; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
108 *pxTopOfStack = 0x00000000; /* uxCriticalNesting. */
\r
110 return pxTopOfStack;
\r
112 /*-----------------------------------------------------------*/
\r
114 __asm void prvSetPSP( unsigned long ulValue )
\r
120 /*-----------------------------------------------------------*/
\r
122 __asm void prvSetMSP( unsigned long ulValue )
\r
128 /*-----------------------------------------------------------*/
\r
131 * See header file for description.
\r
133 portBASE_TYPE xPortStartScheduler( void )
\r
135 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
137 prvSetupTimerInterrupt();
\r
139 /* Make PendSV, CallSV and SysTick the lowest priority interrupts. */
\r
140 *(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
\r
141 *(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
\r
142 *(portNVIC_SYSPRI1) |= portNVIC_SVCALL_PRI;
\r
144 /* Start the first task. */
\r
146 prvSetMSP( *((unsigned portLONG *) 0 ) );
\r
147 *(portNVIC_INT_CTRL) |= portNVIC_PENDSVSET;
\r
149 /* Enable interrupts */
\r
150 portENABLE_INTERRUPTS();
\r
152 /* Should not get here! */
\r
155 /*-----------------------------------------------------------*/
\r
157 void vPortEndScheduler( void )
\r
159 /* It is unlikely that the CM3 port will require this function as there
\r
160 is nothing to return to. */
\r
162 /*-----------------------------------------------------------*/
\r
164 void vPortYieldFromISR( void )
\r
166 /* Set a PendSV to request a context switch. */
\r
167 *(portNVIC_INT_CTRL) |= portNVIC_PENDSVSET;
\r
168 portENABLE_INTERRUPTS();
\r
170 /*-----------------------------------------------------------*/
\r
172 __asm void vPortDisableInterrupts( void )
\r
178 /*-----------------------------------------------------------*/
\r
180 __asm void vPortEnableInterrupts( void )
\r
186 /*-----------------------------------------------------------*/
\r
188 void vPortEnterCritical( void )
\r
190 vPortDisableInterrupts();
\r
191 uxCriticalNesting++;
\r
193 /*-----------------------------------------------------------*/
\r
195 void vPortExitCritical( void )
\r
197 uxCriticalNesting--;
\r
198 if( uxCriticalNesting == 0 )
\r
200 vPortEnableInterrupts();
\r
203 /*-----------------------------------------------------------*/
\r
205 __asm void xPortPendSVHandler( void )
\r
207 extern uxCriticalNesting;
\r
208 extern pxCurrentTCB;
\r
209 extern vTaskSwitchContext;
\r
213 /* Start first task if the stack has not yet been setup. */
\r
217 /* Save the context into the TCB. */
\r
221 ldr r1, =uxCriticalNesting
\r
224 ldr r1, =pxCurrentTCB
\r
230 /* Find the task to execute. */
\r
231 ldr r0, =vTaskSwitchContext
\r
238 /* Restore the context. */
\r
239 ldr r1, =pxCurrentTCB
\r
242 ldm r0, {r1, r4-r11}
\r
243 ldr r2, =uxCriticalNesting
\r
250 /* Exit with interrupts in the state required by the task. */
\r
251 cbnz r2, sv_disable_interrupts
\r
255 sv_disable_interrupts;
\r
259 /*-----------------------------------------------------------*/
\r
261 __asm void xPortSysTickHandler( void )
\r
263 extern vTaskIncrementTick
\r
266 /* Call the scheduler tick function. */
\r
267 ldr r0, =vTaskIncrementTick
\r
274 /* If using preemption, also force a context switch. */
\r
275 #if configUSE_PREEMPTION == 1
\r
276 extern vPortYieldFromISR
\r
278 ldr r0, =vPortYieldFromISR
\r
283 /* Exit with interrupts in the correct state. */
\r
284 ldr r2, =uxCriticalNesting
\r
286 cbnz r2, tick_disable_interrupts
\r
290 tick_disable_interrupts;
\r
294 /*-----------------------------------------------------------*/
\r
297 * Setup the systick timer to generate the tick interrupts at the required
\r
300 void prvSetupTimerInterrupt( void )
\r
302 /* Configure SysTick to interrupt at the requested rate. */
\r
303 *(portNVIC_SYSTICK_LOAD) = configCPU_CLOCK_HZ / configTICK_RATE_HZ;
\r
304 *(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
\r