git.sur5r.net Git - u-boot/blob - arch/arm/mach-socfpga/Kconfig

   1 if ARCH_SOCFPGA
   2
   3 config TARGET_SOCFPGA_ARRIA5
   4         bool
   5         select TARGET_SOCFPGA_GEN5
   6
   7 config TARGET_SOCFPGA_CYCLONE5
   8         bool
   9         select TARGET_SOCFPGA_GEN5
  10
  11 config TARGET_SOCFPGA_GEN5
  12         bool
  13
  14 choice
  15         prompt "Altera SOCFPGA board select"
  16         optional
  17
  18 config TARGET_SOCFPGA_ARRIA5_SOCDK
  19         bool "Altera SOCFPGA SoCDK (Arria V)"
  20         select TARGET_SOCFPGA_ARRIA5
  21
  22 config TARGET_SOCFPGA_CYCLONE5_SOCDK
  23         bool "Altera SOCFPGA SoCDK (Cyclone V)"
  24         select TARGET_SOCFPGA_CYCLONE5
  25
  26 config TARGET_SOCFPGA_DENX_MCVEVK
  27         bool "DENX MCVEVK (Cyclone V)"
  28         select TARGET_SOCFPGA_CYCLONE5
  29
  30 config TARGET_SOCFPGA_SR1500
  31         bool "SR1500 (Cyclone V)"
  32         select TARGET_SOCFPGA_CYCLONE5
  33
  34 config TARGET_SOCFPGA_EBV_SOCRATES
  35         bool "EBV SoCrates (Cyclone V)"
  36         select TARGET_SOCFPGA_CYCLONE5
  37
  38 config TARGET_SOCFPGA_TERASIC_DE0_NANO
  39         bool "Terasic DE0-Nano-Atlas (Cyclone V)"
  40         select TARGET_SOCFPGA_CYCLONE5
  41
  42 config TARGET_SOCFPGA_TERASIC_SOCKIT
  43         bool "Terasic SoCkit (Cyclone V)"
  44         select TARGET_SOCFPGA_CYCLONE5
  45
  46 endchoice
  47
  48 config SYS_BOARD
  49         default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
  50         default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
  51         default "de0-nano-soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
  52         default "mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
  53         default "sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
  54         default "socrates" if TARGET_SOCFPGA_EBV_SOCRATES
  55         default "sr1500" if TARGET_SOCFPGA_SR1500
  56
  57 config SYS_VENDOR
  58         default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK
  59         default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK
  60         default "denx" if TARGET_SOCFPGA_DENX_MCVEVK
  61         default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES
  62         default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO
  63         default "terasic" if TARGET_SOCFPGA_TERASIC_SOCKIT
  64
  65 config SYS_SOC
  66         default "socfpga"
  67
  68 config SYS_CONFIG_NAME
  69         default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
  70         default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
  71         default "socfpga_de0_nano_soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
  72         default "socfpga_mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
  73         default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
  74         default "socfpga_socrates" if TARGET_SOCFPGA_EBV_SOCRATES
  75         default "socfpga_sr1500" if TARGET_SOCFPGA_SR1500
  76
  77 endif