git.sur5r.net Git - u-boot/blob - arch/powerpc/include/asm/immap_85xx.h

   1 /*
   2  * MPC85xx Internal Memory Map
   3  *
   4  * Copyright 2007-2012 Freescale Semiconductor, Inc.
   5  *
   6  * Copyright(c) 2002,2003 Motorola Inc.
   7  * Xianghua Xiao (x.xiao@motorola.com)
   8  *
   9  * SPDX-License-Identifier:     GPL-2.0+
  10  */
  11
  12 #ifndef __IMMAP_85xx__
  13 #define __IMMAP_85xx__
  14
  15 #include <asm/types.h>
  16 #include <asm/fsl_dma.h>
  17 #include <asm/fsl_i2c.h>
  18 #include <fsl_ifc.h>
  19 #include <fsl_sec.h>
  20 #include <asm/fsl_lbc.h>
  21 #include <asm/fsl_fman.h>
  22 #include <fsl_immap.h>
  23
  24 typedef struct ccsr_local {
  25         u32     ccsrbarh;       /* CCSR Base Addr High */
  26         u32     ccsrbarl;       /* CCSR Base Addr Low */
  27         u32     ccsrar;         /* CCSR Attr */
  28 #define CCSRAR_C        0x80000000      /* Commit */
  29         u8      res1[4];
  30         u32     altcbarh;       /* Alternate Configuration Base Addr High */
  31         u32     altcbarl;       /* Alternate Configuration Base Addr Low */
  32         u32     altcar;         /* Alternate Configuration Attr */
  33         u8      res2[4];
  34         u32     bstrh;          /* Boot space translation high */
  35         u32     bstrl;          /* Boot space translation Low */
  36         u32     bstrar;         /* Boot space translation attributes */
  37         u8      res3[0xbd4];
  38         struct {
  39                 u32     lawbarh;        /* LAWn base addr high */
  40                 u32     lawbarl;        /* LAWn base addr low */
  41                 u32     lawar;          /* LAWn attributes */
  42                 u8      res4[4];
  43         } law[32];
  44         u8      res35[0x204];
  45 } ccsr_local_t;
  46
  47 /* Local-Access Registers & ECM Registers */
  48 typedef struct ccsr_local_ecm {
  49         u32     ccsrbar;        /* CCSR Base Addr */
  50         u8      res1[4];
  51         u32     altcbar;        /* Alternate Configuration Base Addr */
  52         u8      res2[4];
  53         u32     altcar;         /* Alternate Configuration Attr */
  54         u8      res3[12];
  55         u32     bptr;           /* Boot Page Translation */
  56         u8      res4[3044];
  57         u32     lawbar0;        /* Local Access Window 0 Base Addr */
  58         u8      res5[4];
  59         u32     lawar0;         /* Local Access Window 0 Attrs */
  60         u8      res6[20];
  61         u32     lawbar1;        /* Local Access Window 1 Base Addr */
  62         u8      res7[4];
  63         u32     lawar1;         /* Local Access Window 1 Attrs */
  64         u8      res8[20];
  65         u32     lawbar2;        /* Local Access Window 2 Base Addr */
  66         u8      res9[4];
  67         u32     lawar2;         /* Local Access Window 2 Attrs */
  68         u8      res10[20];
  69         u32     lawbar3;        /* Local Access Window 3 Base Addr */
  70         u8      res11[4];
  71         u32     lawar3;         /* Local Access Window 3 Attrs */
  72         u8      res12[20];
  73         u32     lawbar4;        /* Local Access Window 4 Base Addr */
  74         u8      res13[4];
  75         u32     lawar4;         /* Local Access Window 4 Attrs */
  76         u8      res14[20];
  77         u32     lawbar5;        /* Local Access Window 5 Base Addr */
  78         u8      res15[4];
  79         u32     lawar5;         /* Local Access Window 5 Attrs */
  80         u8      res16[20];
  81         u32     lawbar6;        /* Local Access Window 6 Base Addr */
  82         u8      res17[4];
  83         u32     lawar6;         /* Local Access Window 6 Attrs */
  84         u8      res18[20];
  85         u32     lawbar7;        /* Local Access Window 7 Base Addr */
  86         u8      res19[4];
  87         u32     lawar7;         /* Local Access Window 7 Attrs */
  88         u8      res19_8a[20];
  89         u32     lawbar8;        /* Local Access Window 8 Base Addr */
  90         u8      res19_8b[4];
  91         u32     lawar8;         /* Local Access Window 8 Attrs */
  92         u8      res19_9a[20];
  93         u32     lawbar9;        /* Local Access Window 9 Base Addr */
  94         u8      res19_9b[4];
  95         u32     lawar9;         /* Local Access Window 9 Attrs */
  96         u8      res19_10a[20];
  97         u32     lawbar10;       /* Local Access Window 10 Base Addr */
  98         u8      res19_10b[4];
  99         u32     lawar10;        /* Local Access Window 10 Attrs */
 100         u8      res19_11a[20];
 101         u32     lawbar11;       /* Local Access Window 11 Base Addr */
 102         u8      res19_11b[4];
 103         u32     lawar11;        /* Local Access Window 11 Attrs */
 104         u8      res20[652];
 105         u32     eebacr;         /* ECM CCB Addr Configuration */
 106         u8      res21[12];
 107         u32     eebpcr;         /* ECM CCB Port Configuration */
 108         u8      res22[3564];
 109         u32     eedr;           /* ECM Error Detect */
 110         u8      res23[4];
 111         u32     eeer;           /* ECM Error Enable */
 112         u32     eeatr;          /* ECM Error Attrs Capture */
 113         u32     eeadr;          /* ECM Error Addr Capture */
 114         u8      res24[492];
 115 } ccsr_local_ecm_t;
 116
 117 #define DDR_EOR_RD_BDW_OPT_DIS  0x80000000 /* Read BDW Opt. disable */
 118 #define DDR_EOR_ADDR_HASH_EN    0x40000000 /* Address hash enabled */
 119
 120 /* I2C Registers */
 121 typedef struct ccsr_i2c {
 122         struct fsl_i2c  i2c[1];
 123         u8      res[4096 - 1 * sizeof(struct fsl_i2c)];
 124 } ccsr_i2c_t;
 125
 126 #if defined(CONFIG_MPC8540) \
 127         || defined(CONFIG_MPC8541) \
 128         || defined(CONFIG_MPC8548) \
 129         || defined(CONFIG_MPC8555)
 130 /* DUART Registers */
 131 typedef struct ccsr_duart {
 132         u8      res1[1280];
 133 /* URBR1, UTHR1, UDLB1 with the same addr */
 134         u8      urbr1_uthr1_udlb1;
 135 /* UIER1, UDMB1 with the same addr01 */
 136         u8      uier1_udmb1;
 137 /* UIIR1, UFCR1, UAFR1 with the same addr */
 138         u8      uiir1_ufcr1_uafr1;
 139         u8      ulcr1;          /* UART1 Line Control */
 140         u8      umcr1;          /* UART1 Modem Control */
 141         u8      ulsr1;          /* UART1 Line Status */
 142         u8      umsr1;          /* UART1 Modem Status */
 143         u8      uscr1;          /* UART1 Scratch */
 144         u8      res2[8];
 145         u8      udsr1;          /* UART1 DMA Status */
 146         u8      res3[239];
 147 /* URBR2, UTHR2, UDLB2 with the same addr */
 148         u8      urbr2_uthr2_udlb2;
 149 /* UIER2, UDMB2 with the same addr */
 150         u8      uier2_udmb2;
 151 /* UIIR2, UFCR2, UAFR2 with the same addr */
 152         u8      uiir2_ufcr2_uafr2;
 153         u8      ulcr2;          /* UART2 Line Control */
 154         u8      umcr2;          /* UART2 Modem Control */
 155         u8      ulsr2;          /* UART2 Line Status */
 156         u8      umsr2;          /* UART2 Modem Status */
 157         u8      uscr2;          /* UART2 Scratch */
 158         u8      res4[8];
 159         u8      udsr2;          /* UART2 DMA Status */
 160         u8      res5[2543];
 161 } ccsr_duart_t;
 162 #else /* MPC8560 uses UART on its CPM */
 163 typedef struct ccsr_duart {
 164         u8 res[4096];
 165 } ccsr_duart_t;
 166 #endif
 167
 168 /* eSPI Registers */
 169 typedef struct ccsr_espi {
 170         u32     mode;           /* eSPI mode */
 171         u32     event;          /* eSPI event */
 172         u32     mask;           /* eSPI mask */
 173         u32     com;            /* eSPI command */
 174         u32     tx;             /* eSPI transmit FIFO access */
 175         u32     rx;             /* eSPI receive FIFO access */
 176         u8      res1[8];        /* reserved */
 177         u32     csmode[4];      /* 0x2c: sSPI CS0/1/2/3 mode */
 178         u8      res2[4048];     /* fill up to 0x1000 */
 179 } ccsr_espi_t;
 180
 181 /* PCI Registers */
 182 typedef struct ccsr_pcix {
 183         u32     cfg_addr;       /* PCIX Configuration Addr */
 184         u32     cfg_data;       /* PCIX Configuration Data */
 185         u32     int_ack;        /* PCIX IRQ Acknowledge */
 186         u8      res000c[52];
 187         u32     liodn_base;     /* PCIX LIODN base register */
 188         u8      res0044[2996];
 189         u32     ipver1;         /* PCIX IP block revision register 1 */
 190         u32     ipver2;         /* PCIX IP block revision register 2 */
 191         u32     potar0;         /* PCIX Outbound Transaction Addr 0 */
 192         u32     potear0;        /* PCIX Outbound Translation Extended Addr 0 */
 193         u32     powbar0;        /* PCIX Outbound Window Base Addr 0 */
 194         u32     powbear0;       /* PCIX Outbound Window Base Extended Addr 0 */
 195         u32     powar0;         /* PCIX Outbound Window Attrs 0 */
 196         u8      res2[12];
 197         u32     potar1;         /* PCIX Outbound Transaction Addr 1 */
 198         u32     potear1;        /* PCIX Outbound Translation Extended Addr 1 */
 199         u32     powbar1;        /* PCIX Outbound Window Base Addr 1 */
 200         u32     powbear1;       /* PCIX Outbound Window Base Extended Addr 1 */
 201         u32     powar1;         /* PCIX Outbound Window Attrs 1 */
 202         u8      res3[12];
 203         u32     potar2;         /* PCIX Outbound Transaction Addr 2 */
 204         u32     potear2;        /* PCIX Outbound Translation Extended Addr 2 */
 205         u32     powbar2;        /* PCIX Outbound Window Base Addr 2 */
 206         u32     powbear2;       /* PCIX Outbound Window Base Extended Addr 2 */
 207         u32     powar2;         /* PCIX Outbound Window Attrs 2 */
 208         u8      res4[12];
 209         u32     potar3;         /* PCIX Outbound Transaction Addr 3 */
 210         u32     potear3;        /* PCIX Outbound Translation Extended Addr 3 */
 211         u32     powbar3;        /* PCIX Outbound Window Base Addr 3 */
 212         u32     powbear3;       /* PCIX Outbound Window Base Extended Addr 3 */
 213         u32     powar3;         /* PCIX Outbound Window Attrs 3 */
 214         u8      res5[12];
 215         u32     potar4;         /* PCIX Outbound Transaction Addr 4 */
 216         u32     potear4;        /* PCIX Outbound Translation Extended Addr 4 */
 217         u32     powbar4;        /* PCIX Outbound Window Base Addr 4 */
 218         u32     powbear4;       /* PCIX Outbound Window Base Extended Addr 4 */
 219         u32     powar4;         /* PCIX Outbound Window Attrs 4 */
 220         u8      res6[268];
 221         u32     pitar3;         /* PCIX Inbound Translation Addr 3 */
 222         u32     pitear3;        /* PCIX Inbound Translation Extended Addr 3 */
 223         u32     piwbar3;        /* PCIX Inbound Window Base Addr 3 */
 224         u32     piwbear3;       /* PCIX Inbound Window Base Extended Addr 3 */
 225         u32     piwar3;         /* PCIX Inbound Window Attrs 3 */
 226         u8      res7[12];
 227         u32     pitar2;         /* PCIX Inbound Translation Addr 2 */
 228         u32     pitear2;        /* PCIX Inbound Translation Extended Addr 2 */
 229         u32     piwbar2;        /* PCIX Inbound Window Base Addr 2 */
 230         u32     piwbear2;       /* PCIX Inbound Window Base Extended Addr 2 */
 231         u32     piwar2;         /* PCIX Inbound Window Attrs 2 */
 232         u8      res8[12];
 233         u32     pitar1;         /* PCIX Inbound Translation Addr 1 */
 234         u32     pitear1;        /* PCIX Inbound Translation Extended Addr 1 */
 235         u32     piwbar1;        /* PCIX Inbound Window Base Addr 1 */
 236         u8      res9[4];
 237         u32     piwar1;         /* PCIX Inbound Window Attrs 1 */
 238         u8      res10[12];
 239         u32     pedr;           /* PCIX Error Detect */
 240         u32     pecdr;          /* PCIX Error Capture Disable */
 241         u32     peer;           /* PCIX Error Enable */
 242         u32     peattrcr;       /* PCIX Error Attrs Capture */
 243         u32     peaddrcr;       /* PCIX Error Addr Capture */
 244         u32     peextaddrcr;    /* PCIX Error Extended Addr Capture */
 245         u32     pedlcr;         /* PCIX Error Data Low Capture */
 246         u32     pedhcr;         /* PCIX Error Error Data High Capture */
 247         u32     gas_timr;       /* PCIX Gasket Timer */
 248         u8      res11[476];
 249 } ccsr_pcix_t;
 250
 251 #define PCIX_COMMAND    0x62
 252 #define POWAR_EN        0x80000000
 253 #define POWAR_IO_READ   0x00080000
 254 #define POWAR_MEM_READ  0x00040000
 255 #define POWAR_IO_WRITE  0x00008000
 256 #define POWAR_MEM_WRITE 0x00004000
 257 #define POWAR_MEM_512M  0x0000001c
 258 #define POWAR_IO_1M     0x00000013
 259
 260 #define PIWAR_EN        0x80000000
 261 #define PIWAR_PF        0x20000000
 262 #define PIWAR_LOCAL     0x00f00000
 263 #define PIWAR_READ_SNOOP        0x00050000
 264 #define PIWAR_WRITE_SNOOP       0x00005000
 265 #define PIWAR_MEM_2G            0x0000001e
 266
 267 typedef struct ccsr_gpio {
 268         u32     gpdir;
 269         u32     gpodr;
 270         u32     gpdat;
 271         u32     gpier;
 272         u32     gpimr;
 273         u32     gpicr;
 274 } ccsr_gpio_t;
 275
 276 /* L2 Cache Registers */
 277 typedef struct ccsr_l2cache {
 278         u32     l2ctl;          /* L2 configuration 0 */
 279         u8      res1[12];
 280         u32     l2cewar0;       /* L2 cache external write addr 0 */
 281         u8      res2[4];
 282         u32     l2cewcr0;       /* L2 cache external write control 0 */
 283         u8      res3[4];
 284         u32     l2cewar1;       /* L2 cache external write addr 1 */
 285         u8      res4[4];
 286         u32     l2cewcr1;       /* L2 cache external write control 1 */
 287         u8      res5[4];
 288         u32     l2cewar2;       /* L2 cache external write addr 2 */
 289         u8      res6[4];
 290         u32     l2cewcr2;       /* L2 cache external write control 2 */
 291         u8      res7[4];
 292         u32     l2cewar3;       /* L2 cache external write addr 3 */
 293         u8      res8[4];
 294         u32     l2cewcr3;       /* L2 cache external write control 3 */
 295         u8      res9[180];
 296         u32     l2srbar0;       /* L2 memory-mapped SRAM base addr 0 */
 297         u8      res10[4];
 298         u32     l2srbar1;       /* L2 memory-mapped SRAM base addr 1 */
 299         u8      res11[3316];
 300         u32     l2errinjhi;     /* L2 error injection mask high */
 301         u32     l2errinjlo;     /* L2 error injection mask low */
 302         u32     l2errinjctl;    /* L2 error injection tag/ECC control */
 303         u8      res12[20];
 304         u32     l2captdatahi;   /* L2 error data high capture */
 305         u32     l2captdatalo;   /* L2 error data low capture */
 306         u32     l2captecc;      /* L2 error ECC capture */
 307         u8      res13[20];
 308         u32     l2errdet;       /* L2 error detect */
 309         u32     l2errdis;       /* L2 error disable */
 310         u32     l2errinten;     /* L2 error interrupt enable */
 311         u32     l2errattr;      /* L2 error attributes capture */
 312         u32     l2erraddr;      /* L2 error addr capture */
 313         u8      res14[4];
 314         u32     l2errctl;       /* L2 error control */
 315         u8      res15[420];
 316 } ccsr_l2cache_t;
 317
 318 #define MPC85xx_L2CTL_L2E                       0x80000000
 319 #define MPC85xx_L2CTL_L2SRAM_ENTIRE             0x00010000
 320 #define MPC85xx_L2ERRDIS_MBECC                  0x00000008
 321 #define MPC85xx_L2ERRDIS_SBECC                  0x00000004
 322
 323 /* DMA Registers */
 324 typedef struct ccsr_dma {
 325         u8      res1[256];
 326         struct fsl_dma dma[4];
 327         u32     dgsr;           /* DMA General Status */
 328         u8      res2[11516];
 329 } ccsr_dma_t;
 330
 331 /* tsec */
 332 typedef struct ccsr_tsec {
 333         u8      res1[16];
 334         u32     ievent;         /* IRQ Event */
 335         u32     imask;          /* IRQ Mask */
 336         u32     edis;           /* Error Disabled */
 337         u8      res2[4];
 338         u32     ecntrl;         /* Ethernet Control */
 339         u32     minflr;         /* Minimum Frame Len */
 340         u32     ptv;            /* Pause Time Value */
 341         u32     dmactrl;        /* DMA Control */
 342         u32     tbipa;          /* TBI PHY Addr */
 343         u8      res3[88];
 344         u32     fifo_tx_thr;            /* FIFO transmit threshold */
 345         u8      res4[8];
 346         u32     fifo_tx_starve;         /* FIFO transmit starve */
 347         u32     fifo_tx_starve_shutoff; /* FIFO transmit starve shutoff */
 348         u8      res5[96];
 349         u32     tctrl;          /* TX Control */
 350         u32     tstat;          /* TX Status */
 351         u8      res6[4];
 352         u32     tbdlen;         /* TX Buffer Desc Data Len */
 353         u8      res7[16];
 354         u32     ctbptrh;        /* Current TX Buffer Desc Ptr High */
 355         u32     ctbptr;         /* Current TX Buffer Desc Ptr */
 356         u8      res8[88];
 357         u32     tbptrh;         /* TX Buffer Desc Ptr High */
 358         u32     tbptr;          /* TX Buffer Desc Ptr Low */
 359         u8      res9[120];
 360         u32     tbaseh;         /* TX Desc Base Addr High */
 361         u32     tbase;          /* TX Desc Base Addr */
 362         u8      res10[168];
 363         u32     ostbd;          /* Out-of-Sequence(OOS) TX Buffer Desc */
 364         u32     ostbdp;         /* OOS TX Data Buffer Ptr */
 365         u32     os32tbdp;       /* OOS 32 Bytes TX Data Buffer Ptr Low */
 366         u32     os32iptrh;      /* OOS 32 Bytes TX Insert Ptr High */
 367         u32     os32iptrl;      /* OOS 32 Bytes TX Insert Ptr Low */
 368         u32     os32tbdr;       /* OOS 32 Bytes TX Reserved */
 369         u32     os32iil;        /* OOS 32 Bytes TX Insert Idx/Len */
 370         u8      res11[52];
 371         u32     rctrl;          /* RX Control */
 372         u32     rstat;          /* RX Status */
 373         u8      res12[4];
 374         u32     rbdlen;         /* RxBD Data Len */
 375         u8      res13[16];
 376         u32     crbptrh;        /* Current RX Buffer Desc Ptr High */
 377         u32     crbptr;         /* Current RX Buffer Desc Ptr */
 378         u8      res14[24];
 379         u32     mrblr;          /* Maximum RX Buffer Len */
 380         u32     mrblr2r3;       /* Maximum RX Buffer Len R2R3 */
 381         u8      res15[56];
 382         u32     rbptrh;         /* RX Buffer Desc Ptr High 0 */
 383         u32     rbptr;          /* RX Buffer Desc Ptr */
 384         u32     rbptrh1;        /* RX Buffer Desc Ptr High 1 */
 385         u32     rbptrl1;        /* RX Buffer Desc Ptr Low 1 */
 386         u32     rbptrh2;        /* RX Buffer Desc Ptr High 2 */
 387         u32     rbptrl2;        /* RX Buffer Desc Ptr Low 2 */
 388         u32     rbptrh3;        /* RX Buffer Desc Ptr High 3 */
 389         u32     rbptrl3;        /* RX Buffer Desc Ptr Low 3 */
 390         u8      res16[96];
 391         u32     rbaseh;         /* RX Desc Base Addr High 0 */
 392         u32     rbase;          /* RX Desc Base Addr */
 393         u32     rbaseh1;        /* RX Desc Base Addr High 1 */
 394         u32     rbasel1;        /* RX Desc Base Addr Low 1 */
 395         u32     rbaseh2;        /* RX Desc Base Addr High 2 */
 396         u32     rbasel2;        /* RX Desc Base Addr Low 2 */
 397         u32     rbaseh3;        /* RX Desc Base Addr High 3 */
 398         u32     rbasel3;        /* RX Desc Base Addr Low 3 */
 399         u8      res17[224];
 400         u32     maccfg1;        /* MAC Configuration 1 */
 401         u32     maccfg2;        /* MAC Configuration 2 */
 402         u32     ipgifg;         /* Inter Packet Gap/Inter Frame Gap */
 403         u32     hafdup;         /* Half Duplex */
 404         u32     maxfrm;         /* Maximum Frame Len */
 405         u8      res18[12];
 406         u32     miimcfg;        /* MII Management Configuration */
 407         u32     miimcom;        /* MII Management Cmd */
 408         u32     miimadd;        /* MII Management Addr */
 409         u32     miimcon;        /* MII Management Control */
 410         u32     miimstat;       /* MII Management Status */
 411         u32     miimind;        /* MII Management Indicator */
 412         u8      res19[4];
 413         u32     ifstat;         /* Interface Status */
 414         u32     macstnaddr1;    /* Station Addr Part 1 */
 415         u32     macstnaddr2;    /* Station Addr Part 2 */
 416         u8      res20[312];
 417         u32     tr64;           /* TX & RX 64-byte Frame Counter */
 418         u32     tr127;          /* TX & RX 65-127 byte Frame Counter */
 419         u32     tr255;          /* TX & RX 128-255 byte Frame Counter */
 420         u32     tr511;          /* TX & RX 256-511 byte Frame Counter */
 421         u32     tr1k;           /* TX & RX 512-1023 byte Frame Counter */
 422         u32     trmax;          /* TX & RX 1024-1518 byte Frame Counter */
 423         u32     trmgv;          /* TX & RX 1519-1522 byte Good VLAN Frame */
 424         u32     rbyt;           /* RX Byte Counter */
 425         u32     rpkt;           /* RX Packet Counter */
 426         u32     rfcs;           /* RX FCS Error Counter */
 427         u32     rmca;           /* RX Multicast Packet Counter */
 428         u32     rbca;           /* RX Broadcast Packet Counter */
 429         u32     rxcf;           /* RX Control Frame Packet Counter */
 430         u32     rxpf;           /* RX Pause Frame Packet Counter */
 431         u32     rxuo;           /* RX Unknown OP Code Counter */
 432         u32     raln;           /* RX Alignment Error Counter */
 433         u32     rflr;           /* RX Frame Len Error Counter */
 434         u32     rcde;           /* RX Code Error Counter */
 435         u32     rcse;           /* RX Carrier Sense Error Counter */
 436         u32     rund;           /* RX Undersize Packet Counter */
 437         u32     rovr;           /* RX Oversize Packet Counter */
 438         u32     rfrg;           /* RX Fragments Counter */
 439         u32     rjbr;           /* RX Jabber Counter */
 440         u32     rdrp;           /* RX Drop Counter */
 441         u32     tbyt;           /* TX Byte Counter Counter */
 442         u32     tpkt;           /* TX Packet Counter */
 443         u32     tmca;           /* TX Multicast Packet Counter */
 444         u32     tbca;           /* TX Broadcast Packet Counter */
 445         u32     txpf;           /* TX Pause Control Frame Counter */
 446         u32     tdfr;           /* TX Deferral Packet Counter */
 447         u32     tedf;           /* TX Excessive Deferral Packet Counter */
 448         u32     tscl;           /* TX Single Collision Packet Counter */
 449         u32     tmcl;           /* TX Multiple Collision Packet Counter */
 450         u32     tlcl;           /* TX Late Collision Packet Counter */
 451         u32     txcl;           /* TX Excessive Collision Packet Counter */
 452         u32     tncl;           /* TX Total Collision Counter */
 453         u8      res21[4];
 454         u32     tdrp;           /* TX Drop Frame Counter */
 455         u32     tjbr;           /* TX Jabber Frame Counter */
 456         u32     tfcs;           /* TX FCS Error Counter */
 457         u32     txcf;           /* TX Control Frame Counter */
 458         u32     tovr;           /* TX Oversize Frame Counter */
 459         u32     tund;           /* TX Undersize Frame Counter */
 460         u32     tfrg;           /* TX Fragments Frame Counter */
 461         u32     car1;           /* Carry One */
 462         u32     car2;           /* Carry Two */
 463         u32     cam1;           /* Carry Mask One */
 464         u32     cam2;           /* Carry Mask Two */
 465         u8      res22[192];
 466         u32     iaddr0;         /* Indivdual addr 0 */
 467         u32     iaddr1;         /* Indivdual addr 1 */
 468         u32     iaddr2;         /* Indivdual addr 2 */
 469         u32     iaddr3;         /* Indivdual addr 3 */
 470         u32     iaddr4;         /* Indivdual addr 4 */
 471         u32     iaddr5;         /* Indivdual addr 5 */
 472         u32     iaddr6;         /* Indivdual addr 6 */
 473         u32     iaddr7;         /* Indivdual addr 7 */
 474         u8      res23[96];
 475         u32     gaddr0;         /* Global addr 0 */
 476         u32     gaddr1;         /* Global addr 1 */
 477         u32     gaddr2;         /* Global addr 2 */
 478         u32     gaddr3;         /* Global addr 3 */
 479         u32     gaddr4;         /* Global addr 4 */
 480         u32     gaddr5;         /* Global addr 5 */
 481         u32     gaddr6;         /* Global addr 6 */
 482         u32     gaddr7;         /* Global addr 7 */
 483         u8      res24[96];
 484         u32     pmd0;           /* Pattern Match Data */
 485         u8      res25[4];
 486         u32     pmask0;         /* Pattern Mask */
 487         u8      res26[4];
 488         u32     pcntrl0;        /* Pattern Match Control */
 489         u8      res27[4];
 490         u32     pattrb0;        /* Pattern Match Attrs */
 491         u32     pattrbeli0;     /* Pattern Match Attrs Extract Len & Idx */
 492         u32     pmd1;           /* Pattern Match Data */
 493         u8      res28[4];
 494         u32     pmask1;         /* Pattern Mask */
 495         u8      res29[4];
 496         u32     pcntrl1;        /* Pattern Match Control */
 497         u8      res30[4];
 498         u32     pattrb1;        /* Pattern Match Attrs */
 499         u32     pattrbeli1;     /* Pattern Match Attrs Extract Len & Idx */
 500         u32     pmd2;           /* Pattern Match Data */
 501         u8      res31[4];
 502         u32     pmask2;         /* Pattern Mask */
 503         u8      res32[4];
 504         u32     pcntrl2;        /* Pattern Match Control */
 505         u8      res33[4];
 506         u32     pattrb2;        /* Pattern Match Attrs */
 507         u32     pattrbeli2;     /* Pattern Match Attrs Extract Len & Idx */
 508         u32     pmd3;           /* Pattern Match Data */
 509         u8      res34[4];
 510         u32     pmask3;         /* Pattern Mask */
 511         u8      res35[4];
 512         u32     pcntrl3;        /* Pattern Match Control */
 513         u8      res36[4];
 514         u32     pattrb3;        /* Pattern Match Attrs */
 515         u32     pattrbeli3;     /* Pattern Match Attrs Extract Len & Idx */
 516         u32     pmd4;           /* Pattern Match Data */
 517         u8      res37[4];
 518         u32     pmask4;         /* Pattern Mask */
 519         u8      res38[4];
 520         u32     pcntrl4;        /* Pattern Match Control */
 521         u8      res39[4];
 522         u32     pattrb4;        /* Pattern Match Attrs */
 523         u32     pattrbeli4;     /* Pattern Match Attrs Extract Len & Idx */
 524         u32     pmd5;           /* Pattern Match Data */
 525         u8      res40[4];
 526         u32     pmask5;         /* Pattern Mask */
 527         u8      res41[4];
 528         u32     pcntrl5;        /* Pattern Match Control */
 529         u8      res42[4];
 530         u32     pattrb5;        /* Pattern Match Attrs */
 531         u32     pattrbeli5;     /* Pattern Match Attrs Extract Len & Idx */
 532         u32     pmd6;           /* Pattern Match Data */
 533         u8      res43[4];
 534         u32     pmask6;         /* Pattern Mask */
 535         u8      res44[4];
 536         u32     pcntrl6;        /* Pattern Match Control */
 537         u8      res45[4];
 538         u32     pattrb6;        /* Pattern Match Attrs */
 539         u32     pattrbeli6;     /* Pattern Match Attrs Extract Len & Idx */
 540         u32     pmd7;           /* Pattern Match Data */
 541         u8      res46[4];
 542         u32     pmask7;         /* Pattern Mask */
 543         u8      res47[4];
 544         u32     pcntrl7;        /* Pattern Match Control */
 545         u8      res48[4];
 546         u32     pattrb7;        /* Pattern Match Attrs */
 547         u32     pattrbeli7;     /* Pattern Match Attrs Extract Len & Idx */
 548         u32     pmd8;           /* Pattern Match Data */
 549         u8      res49[4];
 550         u32     pmask8;         /* Pattern Mask */
 551         u8      res50[4];
 552         u32     pcntrl8;        /* Pattern Match Control */
 553         u8      res51[4];
 554         u32     pattrb8;        /* Pattern Match Attrs */
 555         u32     pattrbeli8;     /* Pattern Match Attrs Extract Len & Idx */
 556         u32     pmd9;           /* Pattern Match Data */
 557         u8      res52[4];
 558         u32     pmask9;         /* Pattern Mask */
 559         u8      res53[4];
 560         u32     pcntrl9;        /* Pattern Match Control */
 561         u8      res54[4];
 562         u32     pattrb9;        /* Pattern Match Attrs */
 563         u32     pattrbeli9;     /* Pattern Match Attrs Extract Len & Idx */
 564         u32     pmd10;          /* Pattern Match Data */
 565         u8      res55[4];
 566         u32     pmask10;        /* Pattern Mask */
 567         u8      res56[4];
 568         u32     pcntrl10;       /* Pattern Match Control */
 569         u8      res57[4];
 570         u32     pattrb10;       /* Pattern Match Attrs */
 571         u32     pattrbeli10;    /* Pattern Match Attrs Extract Len & Idx */
 572         u32     pmd11;          /* Pattern Match Data */
 573         u8      res58[4];
 574         u32     pmask11;        /* Pattern Mask */
 575         u8      res59[4];
 576         u32     pcntrl11;       /* Pattern Match Control */
 577         u8      res60[4];
 578         u32     pattrb11;       /* Pattern Match Attrs */
 579         u32     pattrbeli11;    /* Pattern Match Attrs Extract Len & Idx */
 580         u32     pmd12;          /* Pattern Match Data */
 581         u8      res61[4];
 582         u32     pmask12;        /* Pattern Mask */
 583         u8      res62[4];
 584         u32     pcntrl12;       /* Pattern Match Control */
 585         u8      res63[4];
 586         u32     pattrb12;       /* Pattern Match Attrs */
 587         u32     pattrbeli12;    /* Pattern Match Attrs Extract Len & Idx */
 588         u32     pmd13;          /* Pattern Match Data */
 589         u8      res64[4];
 590         u32     pmask13;        /* Pattern Mask */
 591         u8      res65[4];
 592         u32     pcntrl13;       /* Pattern Match Control */
 593         u8      res66[4];
 594         u32     pattrb13;       /* Pattern Match Attrs */
 595         u32     pattrbeli13;    /* Pattern Match Attrs Extract Len & Idx */
 596         u32     pmd14;          /* Pattern Match Data */
 597         u8      res67[4];
 598         u32     pmask14;        /* Pattern Mask */
 599         u8      res68[4];
 600         u32     pcntrl14;       /* Pattern Match Control */
 601         u8      res69[4];
 602         u32     pattrb14;       /* Pattern Match Attrs */
 603         u32     pattrbeli14;    /* Pattern Match Attrs Extract Len & Idx */
 604         u32     pmd15;          /* Pattern Match Data */
 605         u8      res70[4];
 606         u32     pmask15;        /* Pattern Mask */
 607         u8      res71[4];
 608         u32     pcntrl15;       /* Pattern Match Control */
 609         u8      res72[4];
 610         u32     pattrb15;       /* Pattern Match Attrs */
 611         u32     pattrbeli15;    /* Pattern Match Attrs Extract Len & Idx */
 612         u8      res73[248];
 613         u32     attr;           /* Attrs */
 614         u32     attreli;        /* Attrs Extract Len & Idx */
 615         u8      res74[1024];
 616 } ccsr_tsec_t;
 617
 618 /* PIC Registers */
 619 typedef struct ccsr_pic {
 620         u8      res1[64];
 621         u32     ipidr0;         /* Interprocessor IRQ Dispatch 0 */
 622         u8      res2[12];
 623         u32     ipidr1;         /* Interprocessor IRQ Dispatch 1 */
 624         u8      res3[12];
 625         u32     ipidr2;         /* Interprocessor IRQ Dispatch 2 */
 626         u8      res4[12];
 627         u32     ipidr3;         /* Interprocessor IRQ Dispatch 3 */
 628         u8      res5[12];
 629         u32     ctpr;           /* Current Task Priority */
 630         u8      res6[12];
 631         u32     whoami;         /* Who Am I */
 632         u8      res7[12];
 633         u32     iack;           /* IRQ Acknowledge */
 634         u8      res8[12];
 635         u32     eoi;            /* End Of IRQ */
 636         u8      res9[3916];
 637         u32     frr;            /* Feature Reporting */
 638         u8      res10[28];
 639         u32     gcr;            /* Global Configuration */
 640 #define MPC85xx_PICGCR_RST      0x80000000
 641 #define MPC85xx_PICGCR_M        0x20000000
 642         u8      res11[92];
 643         u32     vir;            /* Vendor Identification */
 644         u8      res12[12];
 645         u32     pir;            /* Processor Initialization */
 646         u8      res13[12];
 647         u32     ipivpr0;        /* IPI Vector/Priority 0 */
 648         u8      res14[12];
 649         u32     ipivpr1;        /* IPI Vector/Priority 1 */
 650         u8      res15[12];
 651         u32     ipivpr2;        /* IPI Vector/Priority 2 */
 652         u8      res16[12];
 653         u32     ipivpr3;        /* IPI Vector/Priority 3 */
 654         u8      res17[12];
 655         u32     svr;            /* Spurious Vector */
 656         u8      res18[12];
 657         u32     tfrr;           /* Timer Frequency Reporting */
 658         u8      res19[12];
 659         u32     gtccr0;         /* Global Timer Current Count 0 */
 660         u8      res20[12];
 661         u32     gtbcr0;         /* Global Timer Base Count 0 */
 662         u8      res21[12];
 663         u32     gtvpr0;         /* Global Timer Vector/Priority 0 */
 664         u8      res22[12];
 665         u32     gtdr0;          /* Global Timer Destination 0 */
 666         u8      res23[12];
 667         u32     gtccr1;         /* Global Timer Current Count 1 */
 668         u8      res24[12];
 669         u32     gtbcr1;         /* Global Timer Base Count 1 */
 670         u8      res25[12];
 671         u32     gtvpr1;         /* Global Timer Vector/Priority 1 */
 672         u8      res26[12];
 673         u32     gtdr1;          /* Global Timer Destination 1 */
 674         u8      res27[12];
 675         u32     gtccr2;         /* Global Timer Current Count 2 */
 676         u8      res28[12];
 677         u32     gtbcr2;         /* Global Timer Base Count 2 */
 678         u8      res29[12];
 679         u32     gtvpr2;         /* Global Timer Vector/Priority 2 */
 680         u8      res30[12];
 681         u32     gtdr2;          /* Global Timer Destination 2 */
 682         u8      res31[12];
 683         u32     gtccr3;         /* Global Timer Current Count 3 */
 684         u8      res32[12];
 685         u32     gtbcr3;         /* Global Timer Base Count 3 */
 686         u8      res33[12];
 687         u32     gtvpr3;         /* Global Timer Vector/Priority 3 */
 688         u8      res34[12];
 689         u32     gtdr3;          /* Global Timer Destination 3 */
 690         u8      res35[268];
 691         u32     tcr;            /* Timer Control */
 692         u8      res36[12];
 693         u32     irqsr0;         /* IRQ_OUT Summary 0 */
 694         u8      res37[12];
 695         u32     irqsr1;         /* IRQ_OUT Summary 1 */
 696         u8      res38[12];
 697         u32     cisr0;          /* Critical IRQ Summary 0 */
 698         u8      res39[12];
 699         u32     cisr1;          /* Critical IRQ Summary 1 */
 700         u8      res40[188];
 701         u32     msgr0;          /* Message 0 */
 702         u8      res41[12];
 703         u32     msgr1;          /* Message 1 */
 704         u8      res42[12];
 705         u32     msgr2;          /* Message 2 */
 706         u8      res43[12];
 707         u32     msgr3;          /* Message 3 */
 708         u8      res44[204];
 709         u32     mer;            /* Message Enable */
 710         u8      res45[12];
 711         u32     msr;            /* Message Status */
 712         u8      res46[60140];
 713         u32     eivpr0;         /* External IRQ Vector/Priority 0 */
 714         u8      res47[12];
 715         u32     eidr0;          /* External IRQ Destination 0 */
 716         u8      res48[12];
 717         u32     eivpr1;         /* External IRQ Vector/Priority 1 */
 718         u8      res49[12];
 719         u32     eidr1;          /* External IRQ Destination 1 */
 720         u8      res50[12];
 721         u32     eivpr2;         /* External IRQ Vector/Priority 2 */
 722         u8      res51[12];
 723         u32     eidr2;          /* External IRQ Destination 2 */
 724         u8      res52[12];
 725         u32     eivpr3;         /* External IRQ Vector/Priority 3 */
 726         u8      res53[12];
 727         u32     eidr3;          /* External IRQ Destination 3 */
 728         u8      res54[12];
 729         u32     eivpr4;         /* External IRQ Vector/Priority 4 */
 730         u8      res55[12];
 731         u32     eidr4;          /* External IRQ Destination 4 */
 732         u8      res56[12];
 733         u32     eivpr5;         /* External IRQ Vector/Priority 5 */
 734         u8      res57[12];
 735         u32     eidr5;          /* External IRQ Destination 5 */
 736         u8      res58[12];
 737         u32     eivpr6;         /* External IRQ Vector/Priority 6 */
 738         u8      res59[12];
 739         u32     eidr6;          /* External IRQ Destination 6 */
 740         u8      res60[12];
 741         u32     eivpr7;         /* External IRQ Vector/Priority 7 */
 742         u8      res61[12];
 743         u32     eidr7;          /* External IRQ Destination 7 */
 744         u8      res62[12];
 745         u32     eivpr8;         /* External IRQ Vector/Priority 8 */
 746         u8      res63[12];
 747         u32     eidr8;          /* External IRQ Destination 8 */
 748         u8      res64[12];
 749         u32     eivpr9;         /* External IRQ Vector/Priority 9 */
 750         u8      res65[12];
 751         u32     eidr9;          /* External IRQ Destination 9 */
 752         u8      res66[12];
 753         u32     eivpr10;        /* External IRQ Vector/Priority 10 */
 754         u8      res67[12];
 755         u32     eidr10;         /* External IRQ Destination 10 */
 756         u8      res68[12];
 757         u32     eivpr11;        /* External IRQ Vector/Priority 11 */
 758         u8      res69[12];
 759         u32     eidr11;         /* External IRQ Destination 11 */
 760         u8      res70[140];
 761         u32     iivpr0;         /* Internal IRQ Vector/Priority 0 */
 762         u8      res71[12];
 763         u32     iidr0;          /* Internal IRQ Destination 0 */
 764         u8      res72[12];
 765         u32     iivpr1;         /* Internal IRQ Vector/Priority 1 */
 766         u8      res73[12];
 767         u32     iidr1;          /* Internal IRQ Destination 1 */
 768         u8      res74[12];
 769         u32     iivpr2;         /* Internal IRQ Vector/Priority 2 */
 770         u8      res75[12];
 771         u32     iidr2;          /* Internal IRQ Destination 2 */
 772         u8      res76[12];
 773         u32     iivpr3;         /* Internal IRQ Vector/Priority 3 */
 774         u8      res77[12];
 775         u32     iidr3;          /* Internal IRQ Destination 3 */
 776         u8      res78[12];
 777         u32     iivpr4;         /* Internal IRQ Vector/Priority 4 */
 778         u8      res79[12];
 779         u32     iidr4;          /* Internal IRQ Destination 4 */
 780         u8      res80[12];
 781         u32     iivpr5;         /* Internal IRQ Vector/Priority 5 */
 782         u8      res81[12];
 783         u32     iidr5;          /* Internal IRQ Destination 5 */
 784         u8      res82[12];
 785         u32     iivpr6;         /* Internal IRQ Vector/Priority 6 */
 786         u8      res83[12];
 787         u32     iidr6;          /* Internal IRQ Destination 6 */
 788         u8      res84[12];
 789         u32     iivpr7;         /* Internal IRQ Vector/Priority 7 */
 790         u8      res85[12];
 791         u32     iidr7;          /* Internal IRQ Destination 7 */
 792         u8      res86[12];
 793         u32     iivpr8;         /* Internal IRQ Vector/Priority 8 */
 794         u8      res87[12];
 795         u32     iidr8;          /* Internal IRQ Destination 8 */
 796         u8      res88[12];
 797         u32     iivpr9;         /* Internal IRQ Vector/Priority 9 */
 798         u8      res89[12];
 799         u32     iidr9;          /* Internal IRQ Destination 9 */
 800         u8      res90[12];
 801         u32     iivpr10;        /* Internal IRQ Vector/Priority 10 */
 802         u8      res91[12];
 803         u32     iidr10;         /* Internal IRQ Destination 10 */
 804         u8      res92[12];
 805         u32     iivpr11;        /* Internal IRQ Vector/Priority 11 */
 806         u8      res93[12];
 807         u32     iidr11;         /* Internal IRQ Destination 11 */
 808         u8      res94[12];
 809         u32     iivpr12;        /* Internal IRQ Vector/Priority 12 */
 810         u8      res95[12];
 811         u32     iidr12;         /* Internal IRQ Destination 12 */
 812         u8      res96[12];
 813         u32     iivpr13;        /* Internal IRQ Vector/Priority 13 */
 814         u8      res97[12];
 815         u32     iidr13;         /* Internal IRQ Destination 13 */
 816         u8      res98[12];
 817         u32     iivpr14;        /* Internal IRQ Vector/Priority 14 */
 818         u8      res99[12];
 819         u32     iidr14;         /* Internal IRQ Destination 14 */
 820         u8      res100[12];
 821         u32     iivpr15;        /* Internal IRQ Vector/Priority 15 */
 822         u8      res101[12];
 823         u32     iidr15;         /* Internal IRQ Destination 15 */
 824         u8      res102[12];
 825         u32     iivpr16;        /* Internal IRQ Vector/Priority 16 */
 826         u8      res103[12];
 827         u32     iidr16;         /* Internal IRQ Destination 16 */
 828         u8      res104[12];
 829         u32     iivpr17;        /* Internal IRQ Vector/Priority 17 */
 830         u8      res105[12];
 831         u32     iidr17;         /* Internal IRQ Destination 17 */
 832         u8      res106[12];
 833         u32     iivpr18;        /* Internal IRQ Vector/Priority 18 */
 834         u8      res107[12];
 835         u32     iidr18;         /* Internal IRQ Destination 18 */
 836         u8      res108[12];
 837         u32     iivpr19;        /* Internal IRQ Vector/Priority 19 */
 838         u8      res109[12];
 839         u32     iidr19;         /* Internal IRQ Destination 19 */
 840         u8      res110[12];
 841         u32     iivpr20;        /* Internal IRQ Vector/Priority 20 */
 842         u8      res111[12];
 843         u32     iidr20;         /* Internal IRQ Destination 20 */
 844         u8      res112[12];
 845         u32     iivpr21;        /* Internal IRQ Vector/Priority 21 */
 846         u8      res113[12];
 847         u32     iidr21;         /* Internal IRQ Destination 21 */
 848         u8      res114[12];
 849         u32     iivpr22;        /* Internal IRQ Vector/Priority 22 */
 850         u8      res115[12];
 851         u32     iidr22;         /* Internal IRQ Destination 22 */
 852         u8      res116[12];
 853         u32     iivpr23;        /* Internal IRQ Vector/Priority 23 */
 854         u8      res117[12];
 855         u32     iidr23;         /* Internal IRQ Destination 23 */
 856         u8      res118[12];
 857         u32     iivpr24;        /* Internal IRQ Vector/Priority 24 */
 858         u8      res119[12];
 859         u32     iidr24;         /* Internal IRQ Destination 24 */
 860         u8      res120[12];
 861         u32     iivpr25;        /* Internal IRQ Vector/Priority 25 */
 862         u8      res121[12];
 863         u32     iidr25;         /* Internal IRQ Destination 25 */
 864         u8      res122[12];
 865         u32     iivpr26;        /* Internal IRQ Vector/Priority 26 */
 866         u8      res123[12];
 867         u32     iidr26;         /* Internal IRQ Destination 26 */
 868         u8      res124[12];
 869         u32     iivpr27;        /* Internal IRQ Vector/Priority 27 */
 870         u8      res125[12];
 871         u32     iidr27;         /* Internal IRQ Destination 27 */
 872         u8      res126[12];
 873         u32     iivpr28;        /* Internal IRQ Vector/Priority 28 */
 874         u8      res127[12];
 875         u32     iidr28;         /* Internal IRQ Destination 28 */
 876         u8      res128[12];
 877         u32     iivpr29;        /* Internal IRQ Vector/Priority 29 */
 878         u8      res129[12];
 879         u32     iidr29;         /* Internal IRQ Destination 29 */
 880         u8      res130[12];
 881         u32     iivpr30;        /* Internal IRQ Vector/Priority 30 */
 882         u8      res131[12];
 883         u32     iidr30;         /* Internal IRQ Destination 30 */
 884         u8      res132[12];
 885         u32     iivpr31;        /* Internal IRQ Vector/Priority 31 */
 886         u8      res133[12];
 887         u32     iidr31;         /* Internal IRQ Destination 31 */
 888         u8      res134[4108];
 889         u32     mivpr0;         /* Messaging IRQ Vector/Priority 0 */
 890         u8      res135[12];
 891         u32     midr0;          /* Messaging IRQ Destination 0 */
 892         u8      res136[12];
 893         u32     mivpr1;         /* Messaging IRQ Vector/Priority 1 */
 894         u8      res137[12];
 895         u32     midr1;          /* Messaging IRQ Destination 1 */
 896         u8      res138[12];
 897         u32     mivpr2;         /* Messaging IRQ Vector/Priority 2 */
 898         u8      res139[12];
 899         u32     midr2;          /* Messaging IRQ Destination 2 */
 900         u8      res140[12];
 901         u32     mivpr3;         /* Messaging IRQ Vector/Priority 3 */
 902         u8      res141[12];
 903         u32     midr3;          /* Messaging IRQ Destination 3 */
 904         u8      res142[59852];
 905         u32     ipi0dr0;        /* Processor 0 Interprocessor IRQ Dispatch 0 */
 906         u8      res143[12];
 907         u32     ipi0dr1;        /* Processor 0 Interprocessor IRQ Dispatch 1 */
 908         u8      res144[12];
 909         u32     ipi0dr2;        /* Processor 0 Interprocessor IRQ Dispatch 2 */
 910         u8      res145[12];
 911         u32     ipi0dr3;        /* Processor 0 Interprocessor IRQ Dispatch 3 */
 912         u8      res146[12];
 913         u32     ctpr0;          /* Current Task Priority for Processor 0 */
 914         u8      res147[12];
 915         u32     whoami0;        /* Who Am I for Processor 0 */
 916         u8      res148[12];
 917         u32     iack0;          /* IRQ Acknowledge for Processor 0 */
 918         u8      res149[12];
 919         u32     eoi0;           /* End Of IRQ for Processor 0 */
 920         u8      res150[130892];
 921 } ccsr_pic_t;
 922
 923 /* CPM Block */
 924 #ifndef CONFIG_CPM2
 925 typedef struct ccsr_cpm {
 926         u8 res[262144];
 927 } ccsr_cpm_t;
 928 #else
 929 /*
 930  * DPARM
 931  * General SIU
 932  */
 933 typedef struct ccsr_cpm_siu {
 934         u8      res1[80];
 935         u32     smaer;
 936         u32     smser;
 937         u32     smevr;
 938         u8      res2[4];
 939         u32     lmaer;
 940         u32     lmser;
 941         u32     lmevr;
 942         u8      res3[2964];
 943 } ccsr_cpm_siu_t;
 944
 945 /* IRQ Controller */
 946 typedef struct ccsr_cpm_intctl {
 947         u16     sicr;
 948         u8      res1[2];
 949         u32     sivec;
 950         u32     sipnrh;
 951         u32     sipnrl;
 952         u32     siprr;
 953         u32     scprrh;
 954         u32     scprrl;
 955         u32     simrh;
 956         u32     simrl;
 957         u32     siexr;
 958         u8      res2[88];
 959         u32     sccr;
 960         u8      res3[124];
 961 } ccsr_cpm_intctl_t;
 962
 963 /* input/output port */
 964 typedef struct ccsr_cpm_iop {
 965         u32     pdira;
 966         u32     ppara;
 967         u32     psora;
 968         u32     podra;
 969         u32     pdata;
 970         u8      res1[12];
 971         u32     pdirb;
 972         u32     pparb;
 973         u32     psorb;
 974         u32     podrb;
 975         u32     pdatb;
 976         u8      res2[12];
 977         u32     pdirc;
 978         u32     pparc;
 979         u32     psorc;
 980         u32     podrc;
 981         u32     pdatc;
 982         u8      res3[12];
 983         u32     pdird;
 984         u32     ppard;
 985         u32     psord;
 986         u32     podrd;
 987         u32     pdatd;
 988         u8      res4[12];
 989 } ccsr_cpm_iop_t;
 990
 991 /* CPM timers */
 992 typedef struct ccsr_cpm_timer {
 993         u8      tgcr1;
 994         u8      res1[3];
 995         u8      tgcr2;
 996         u8      res2[11];
 997         u16     tmr1;
 998         u16     tmr2;
 999         u16     trr1;
1000         u16     trr2;
1001         u16     tcr1;
1002         u16     tcr2;
1003         u16     tcn1;
1004         u16     tcn2;
1005         u16     tmr3;
1006         u16     tmr4;
1007         u16     trr3;
1008         u16     trr4;
1009         u16     tcr3;
1010         u16     tcr4;
1011         u16     tcn3;
1012         u16     tcn4;
1013         u16     ter1;
1014         u16     ter2;
1015         u16     ter3;
1016         u16     ter4;
1017         u8      res3[608];
1018 } ccsr_cpm_timer_t;
1019
1020 /* SDMA */
1021 typedef struct ccsr_cpm_sdma {
1022         u8      sdsr;
1023         u8      res1[3];
1024         u8      sdmr;
1025         u8      res2[739];
1026 } ccsr_cpm_sdma_t;
1027
1028 /* FCC1 */
1029 typedef struct ccsr_cpm_fcc1 {
1030         u32     gfmr;
1031         u32     fpsmr;
1032         u16     ftodr;
1033         u8      res1[2];
1034         u16     fdsr;
1035         u8      res2[2];
1036         u16     fcce;
1037         u8      res3[2];
1038         u16     fccm;
1039         u8      res4[2];
1040         u8      fccs;
1041         u8      res5[3];
1042         u8      ftirr_phy[4];
1043 } ccsr_cpm_fcc1_t;
1044
1045 /* FCC2 */
1046 typedef struct ccsr_cpm_fcc2 {
1047         u32     gfmr;
1048         u32     fpsmr;
1049         u16     ftodr;
1050         u8      res1[2];
1051         u16     fdsr;
1052         u8      res2[2];
1053         u16     fcce;
1054         u8      res3[2];
1055         u16     fccm;
1056         u8      res4[2];
1057         u8      fccs;
1058         u8      res5[3];
1059         u8      ftirr_phy[4];
1060 } ccsr_cpm_fcc2_t;
1061
1062 /* FCC3 */
1063 typedef struct ccsr_cpm_fcc3 {
1064         u32     gfmr;
1065         u32     fpsmr;
1066         u16     ftodr;
1067         u8      res1[2];
1068         u16     fdsr;
1069         u8      res2[2];
1070         u16     fcce;
1071         u8      res3[2];
1072         u16     fccm;
1073         u8      res4[2];
1074         u8      fccs;
1075         u8      res5[3];
1076         u8      res[36];
1077 } ccsr_cpm_fcc3_t;
1078
1079 /* FCC1 extended */
1080 typedef struct ccsr_cpm_fcc1_ext {
1081         u32     firper;
1082         u32     firer;
1083         u32     firsr_h;
1084         u32     firsr_l;
1085         u8      gfemr;
1086         u8      res[15];
1087
1088 } ccsr_cpm_fcc1_ext_t;
1089
1090 /* FCC2 extended */
1091 typedef struct ccsr_cpm_fcc2_ext {
1092         u32     firper;
1093         u32     firer;
1094         u32     firsr_h;
1095         u32     firsr_l;
1096         u8      gfemr;
1097         u8      res[31];
1098 } ccsr_cpm_fcc2_ext_t;
1099
1100 /* FCC3 extended */
1101 typedef struct ccsr_cpm_fcc3_ext {
1102         u8      gfemr;
1103         u8      res[47];
1104 } ccsr_cpm_fcc3_ext_t;
1105
1106 /* TC layers */
1107 typedef struct ccsr_cpm_tmp1 {
1108         u8      res[496];
1109 } ccsr_cpm_tmp1_t;
1110
1111 /* BRGs:5,6,7,8 */
1112 typedef struct ccsr_cpm_brg2 {
1113         u32     brgc5;
1114         u32     brgc6;
1115         u32     brgc7;
1116         u32     brgc8;
1117         u8      res[608];
1118 } ccsr_cpm_brg2_t;
1119
1120 /* I2C */
1121 typedef struct ccsr_cpm_i2c {
1122         u8      i2mod;
1123         u8      res1[3];
1124         u8      i2add;
1125         u8      res2[3];
1126         u8      i2brg;
1127         u8      res3[3];
1128         u8      i2com;
1129         u8      res4[3];
1130         u8      i2cer;
1131         u8      res5[3];
1132         u8      i2cmr;
1133         u8      res6[331];
1134 } ccsr_cpm_i2c_t;
1135
1136 /* CPM core */
1137 typedef struct ccsr_cpm_cp {
1138         u32     cpcr;
1139         u32     rccr;
1140         u8      res1[14];
1141         u16     rter;
1142         u8      res2[2];
1143         u16     rtmr;
1144         u16     rtscr;
1145         u8      res3[2];
1146         u32     rtsr;
1147         u8      res4[12];
1148 } ccsr_cpm_cp_t;
1149
1150 /* BRGs:1,2,3,4 */
1151 typedef struct ccsr_cpm_brg1 {
1152         u32     brgc1;
1153         u32     brgc2;
1154         u32     brgc3;
1155         u32     brgc4;
1156 } ccsr_cpm_brg1_t;
1157
1158 /* SCC1-SCC4 */
1159 typedef struct ccsr_cpm_scc {
1160         u32     gsmrl;
1161         u32     gsmrh;
1162         u16     psmr;
1163         u8      res1[2];
1164         u16     todr;
1165         u16     dsr;
1166         u16     scce;
1167         u8      res2[2];
1168         u16     sccm;
1169         u8      res3;
1170         u8      sccs;
1171         u8      res4[8];
1172 } ccsr_cpm_scc_t;
1173
1174 typedef struct ccsr_cpm_tmp2 {
1175         u8      res[32];
1176 } ccsr_cpm_tmp2_t;
1177
1178 /* SPI */
1179 typedef struct ccsr_cpm_spi {
1180         u16     spmode;
1181         u8      res1[4];
1182         u8      spie;
1183         u8      res2[3];
1184         u8      spim;
1185         u8      res3[2];
1186         u8      spcom;
1187         u8      res4[82];
1188 } ccsr_cpm_spi_t;
1189
1190 /* CPM MUX */
1191 typedef struct ccsr_cpm_mux {
1192         u8      cmxsi1cr;
1193         u8      res1;
1194         u8      cmxsi2cr;
1195         u8      res2;
1196         u32     cmxfcr;
1197         u32     cmxscr;
1198         u8      res3[2];
1199         u16     cmxuar;
1200         u8      res4[16];
1201 } ccsr_cpm_mux_t;
1202
1203 /* SI,MCC,etc */
1204 typedef struct ccsr_cpm_tmp3 {
1205         u8 res[58592];
1206 } ccsr_cpm_tmp3_t;
1207
1208 typedef struct ccsr_cpm_iram {
1209         u32     iram[8192];
1210         u8      res[98304];
1211 } ccsr_cpm_iram_t;
1212
1213 typedef struct ccsr_cpm {
1214         /* Some references are into the unique & known dpram spaces,
1215          * others are from the generic base.
1216          */
1217 #define im_dprambase            im_dpram1
1218         u8                      im_dpram1[16*1024];
1219         u8                      res1[16*1024];
1220         u8                      im_dpram2[16*1024];
1221         u8                      res2[16*1024];
1222         ccsr_cpm_siu_t          im_cpm_siu; /* SIU Configuration */
1223         ccsr_cpm_intctl_t       im_cpm_intctl; /* IRQ Controller */
1224         ccsr_cpm_iop_t          im_cpm_iop; /* IO Port control/status */
1225         ccsr_cpm_timer_t        im_cpm_timer; /* CPM timers */
1226         ccsr_cpm_sdma_t         im_cpm_sdma; /* SDMA control/status */
1227         ccsr_cpm_fcc1_t         im_cpm_fcc1;
1228         ccsr_cpm_fcc2_t         im_cpm_fcc2;
1229         ccsr_cpm_fcc3_t         im_cpm_fcc3;
1230         ccsr_cpm_fcc1_ext_t     im_cpm_fcc1_ext;
1231         ccsr_cpm_fcc2_ext_t     im_cpm_fcc2_ext;
1232         ccsr_cpm_fcc3_ext_t     im_cpm_fcc3_ext;
1233         ccsr_cpm_tmp1_t         im_cpm_tmp1;
1234         ccsr_cpm_brg2_t         im_cpm_brg2;
1235         ccsr_cpm_i2c_t          im_cpm_i2c;
1236         ccsr_cpm_cp_t           im_cpm_cp;
1237         ccsr_cpm_brg1_t         im_cpm_brg1;
1238         ccsr_cpm_scc_t          im_cpm_scc[4];
1239         ccsr_cpm_tmp2_t         im_cpm_tmp2;
1240         ccsr_cpm_spi_t          im_cpm_spi;
1241         ccsr_cpm_mux_t          im_cpm_mux;
1242         ccsr_cpm_tmp3_t         im_cpm_tmp3;
1243         ccsr_cpm_iram_t         im_cpm_iram;
1244 } ccsr_cpm_t;
1245 #endif
1246
1247 #ifdef CONFIG_SYS_SRIO
1248 /* Architectural regsiters */
1249 struct rio_arch {
1250         u32     didcar; /* Device Identity CAR */
1251         u32     dicar;  /* Device Information CAR */
1252         u32     aidcar; /* Assembly Identity CAR */
1253         u32     aicar;  /* Assembly Information CAR */
1254         u32     pefcar; /* Processing Element Features CAR */
1255         u8      res0[4];
1256         u32     socar;  /* Source Operations CAR */
1257         u32     docar;  /* Destination Operations CAR */
1258         u8      res1[32];
1259         u32     mcsr;   /* Mailbox CSR */
1260         u32     pwdcsr; /* Port-Write and Doorbell CSR */
1261         u8      res2[4];
1262         u32     pellccsr;       /* Processing Element Logic Layer CCSR */
1263         u8      res3[12];
1264         u32     lcsbacsr;       /* Local Configuration Space BACSR */
1265         u32     bdidcsr;        /* Base Device ID CSR */
1266         u8      res4[4];
1267         u32     hbdidlcsr;      /* Host Base Device ID Lock CSR */
1268         u32     ctcsr;  /* Component Tag CSR */
1269 };
1270
1271 /* Extended Features Space: 1x/4x LP-Serial Port registers */
1272 struct rio_lp_serial_port {
1273         u32     plmreqcsr;      /* Port Link Maintenance Request CSR */
1274         u32     plmrespcsr;     /* Port Link Maintenance Response CS */
1275         u32     plascsr;        /* Port Local Ackid Status CSR */
1276         u8      res0[12];
1277         u32     pescsr; /* Port Error and Status CSR */
1278         u32     pccsr;  /* Port Control CSR */
1279 };
1280
1281 /* Extended Features Space: 1x/4x LP-Serial registers */
1282 struct rio_lp_serial {
1283         u32     pmbh0csr;       /* Port Maintenance Block Header 0 CSR */
1284         u8      res0[28];
1285         u32     pltoccsr;       /* Port Link Time-out CCSR */
1286         u32     prtoccsr;       /* Port Response Time-out CCSR */
1287         u8      res1[20];
1288         u32     pgccsr; /* Port General CSR */
1289         struct rio_lp_serial_port       port[CONFIG_SYS_FSL_SRIO_MAX_PORTS];
1290 };
1291
1292 /* Logical error reporting registers */
1293 struct rio_logical_err {
1294         u32     erbh;   /* Error Reporting Block Header Register */
1295         u8      res0[4];
1296         u32     ltledcsr;       /* Logical/Transport layer error DCSR */
1297         u32     ltleecsr;       /* Logical/Transport layer error ECSR */
1298         u8      res1[4];
1299         u32     ltlaccsr;       /* Logical/Transport layer ACCSR */
1300         u32     ltldidccsr;     /* Logical/Transport layer DID CCSR */
1301         u32     ltlcccsr;       /* Logical/Transport layer control CCSR */
1302 };
1303
1304 /* Physical error reporting port registers */
1305 struct rio_phys_err_port {
1306         u32     edcsr;  /* Port error detect CSR */
1307         u32     erecsr; /* Port error rate enable CSR */
1308         u32     ecacsr; /* Port error capture attributes CSR */
1309         u32     pcseccsr0;      /* Port packet/control symbol ECCSR 0 */
1310         u32     peccsr[3];      /* Port error capture CSR */
1311         u8      res0[12];
1312         u32     ercsr;  /* Port error rate CSR */
1313         u32     ertcsr; /* Port error rate threshold CSR */
1314         u8      res1[16];
1315 };
1316
1317 /* Physical error reporting registers */
1318 struct rio_phys_err {
1319         struct rio_phys_err_port        port[CONFIG_SYS_FSL_SRIO_MAX_PORTS];
1320 };
1321
1322 /* Implementation Space: General Port-Common */
1323 struct rio_impl_common {
1324         u8      res0[4];
1325         u32     llcr;   /* Logical Layer Configuration Register */
1326         u8      res1[8];
1327         u32     epwisr; /* Error / Port-Write Interrupt SR */
1328         u8      res2[12];
1329         u32     lretcr; /* Logical Retry Error Threshold CR */
1330         u8      res3[92];
1331         u32     pretcr; /* Physical Retry Erorr Threshold CR */
1332         u8      res4[124];
1333 };
1334
1335 /* Implementation Space: Port Specific */
1336 struct rio_impl_port_spec {
1337         u32     adidcsr;        /* Port Alt. Device ID CSR */
1338         u8      res0[28];
1339         u32     ptaacr; /* Port Pass-Through/Accept-All CR */
1340         u32     lopttlcr;
1341         u8      res1[8];
1342         u32     iecsr;  /* Port Implementation Error CSR */
1343         u8      res2[12];
1344         u32     pcr;            /* Port Phsyical Configuration Register */
1345         u8      res3[20];
1346         u32     slcsr;  /* Port Serial Link CSR */
1347         u8      res4[4];
1348         u32     sleicr; /* Port Serial Link Error Injection */
1349         u32     a0txcr; /* Port Arbitration 0 Tx CR */
1350         u32     a1txcr; /* Port Arbitration 1 Tx CR */
1351         u32     a2txcr; /* Port Arbitration 2 Tx CR */
1352         u32     mreqtxbacr[3];  /* Port Request Tx Buffer ACR */
1353         u32     mrspfctxbacr;   /* Port Response/Flow Control Tx Buffer ACR */
1354 };
1355
1356 /* Implementation Space: register */
1357 struct rio_implement {
1358         struct rio_impl_common  com;
1359         struct rio_impl_port_spec       port[CONFIG_SYS_FSL_SRIO_MAX_PORTS];
1360 };
1361
1362 /* Revision Control Register */
1363 struct rio_rev_ctrl {
1364         u32     ipbrr[2];       /* IP Block Revision Register */
1365 };
1366
1367 struct rio_atmu_row {
1368         u32     rowtar; /* RapidIO Outbound Window TAR */
1369         u32     rowtear; /* RapidIO Outbound Window TEAR */
1370         u32     rowbar;
1371         u8      res0[4];
1372         u32     rowar; /* RapidIO Outbound Attributes Register */
1373         u32     rowsr[3]; /* Port RapidIO outbound window segment register */
1374 };
1375
1376 struct rio_atmu_riw {
1377         u32     riwtar; /* RapidIO Inbound Window Translation AR */
1378         u8      res0[4];
1379         u32     riwbar; /* RapidIO Inbound Window Base AR */
1380         u8      res1[4];
1381         u32     riwar; /* RapidIO Inbound Attributes Register */
1382         u8      res2[12];
1383 };
1384
1385 /* ATMU window registers */
1386 struct rio_atmu_win {
1387         struct rio_atmu_row     outbw[CONFIG_SYS_FSL_SRIO_OB_WIN_NUM];
1388         u8      res0[64];
1389         struct rio_atmu_riw     inbw[CONFIG_SYS_FSL_SRIO_IB_WIN_NUM];
1390 };
1391
1392 struct rio_atmu {
1393         struct rio_atmu_win     port[CONFIG_SYS_FSL_SRIO_MAX_PORTS];
1394 };
1395
1396 #ifdef CONFIG_SYS_FSL_RMU
1397 struct rio_msg {
1398         u32     omr; /* Outbound Mode Register */
1399         u32     osr; /* Outbound Status Register */
1400         u32     eodqdpar; /* Extended Outbound DQ DPAR */
1401         u32     odqdpar; /* Outbound Descriptor Queue DPAR */
1402         u32     eosar; /* Extended Outbound Unit Source AR */
1403         u32     osar; /* Outbound Unit Source AR */
1404         u32     odpr; /* Outbound Destination Port Register */
1405         u32     odatr; /* Outbound Destination Attributes Register */
1406         u32     odcr; /* Outbound Doubleword Count Register */
1407         u32     eodqepar; /* Extended Outbound DQ EPAR */
1408         u32     odqepar; /* Outbound Descriptor Queue EPAR */
1409         u32     oretr; /* Outbound Retry Error Threshold Register */
1410         u32     omgr; /* Outbound Multicast Group Register */
1411         u32     omlr; /* Outbound Multicast List Register */
1412         u8      res0[40];
1413         u32     imr;     /* Outbound Mode Register */
1414         u32     isr; /* Inbound Status Register */
1415         u32     eidqdpar; /* Extended Inbound Descriptor Queue DPAR */
1416         u32     idqdpar; /* Inbound Descriptor Queue DPAR */
1417         u32     eifqepar; /* Extended Inbound Frame Queue EPAR */
1418         u32     ifqepar; /* Inbound Frame Queue EPAR */
1419         u32     imirir; /* Inbound Maximum Interrutp RIR */
1420         u8      res1[4];
1421         u32 eihqepar; /* Extended inbound message header queue EPAR */
1422         u32 ihqepar; /* Inbound message header queue EPAR */
1423         u8      res2[120];
1424 };
1425
1426 struct rio_dbell {
1427         u32     odmr; /* Outbound Doorbell Mode Register */
1428         u32     odsr; /* Outbound Doorbell Status Register */
1429         u8      res0[16];
1430         u32     oddpr; /* Outbound Doorbell Destination Port */
1431         u32     oddatr; /* Outbound Doorbell Destination AR */
1432         u8      res1[12];
1433         u32     oddretr; /* Outbound Doorbell Retry Threshold CR */
1434         u8      res2[48];
1435         u32     idmr; /* Inbound Doorbell Mode Register */
1436         u32     idsr;    /* Inbound Doorbell Status Register */
1437         u32     iedqdpar; /* Extended Inbound Doorbell Queue DPAR */
1438         u32     iqdpar; /* Inbound Doorbell Queue DPAR */
1439         u32     iedqepar; /* Extended Inbound Doorbell Queue EPAR */
1440         u32     idqepar; /* Inbound Doorbell Queue EPAR */
1441         u32     idmirir; /* Inbound Doorbell Max Interrupt RIR */
1442 };
1443
1444 struct rio_pw {
1445         u32     pwmr; /* Port-Write Mode Register */
1446         u32     pwsr; /* Port-Write Status Register */
1447         u32     epwqbar; /* Extended Port-Write Queue BAR */
1448         u32     pwqbar; /* Port-Write Queue Base Address Register */
1449 };
1450 #endif
1451
1452 #ifdef CONFIG_SYS_FSL_SRIO_LIODN
1453 struct rio_liodn {
1454         u32     plbr;
1455         u8      res0[28];
1456         u32     plaor;
1457         u8      res1[12];
1458         u32     pludr;
1459         u32     plldr;
1460         u8      res2[456];
1461 };
1462 #endif
1463
1464 /* RapidIO Registers */
1465 struct ccsr_rio {
1466         struct rio_arch arch;
1467         u8      res0[144];
1468         struct rio_lp_serial    lp_serial;
1469         u8      res1[1152];
1470         struct rio_logical_err  logical_err;
1471         u8      res2[32];
1472         struct rio_phys_err     phys_err;
1473         u8      res3[63808];
1474         struct rio_implement    impl;
1475         u8      res4[2552];
1476         struct rio_rev_ctrl     rev;
1477         struct rio_atmu atmu;
1478 #ifdef CONFIG_SYS_FSL_RMU
1479         u8      res5[8192];
1480         struct rio_msg  msg[CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM];
1481         u8      res6[512];
1482         struct rio_dbell        dbell;
1483         u8      res7[100];
1484         struct rio_pw   pw;
1485 #endif
1486 #ifdef CONFIG_SYS_FSL_SRIO_LIODN
1487         u8      res5[8192];
1488         struct rio_liodn liodn[CONFIG_SYS_FSL_SRIO_MAX_PORTS];
1489 #endif
1490 };
1491 #endif
1492
1493 /* Quick Engine Block Pin Muxing Registers */
1494 typedef struct par_io {
1495         u32     cpodr;
1496         u32     cpdat;
1497         u32     cpdir1;
1498         u32     cpdir2;
1499         u32     cppar1;
1500         u32     cppar2;
1501         u8      res[8];
1502 } par_io_t;
1503
1504 #ifdef CONFIG_SYS_FSL_CPC
1505 /*
1506  * Define a single offset that is the start of all the CPC register
1507  * blocks - if there is more than one CPC, we expect these to be
1508  * contiguous 4k regions
1509  */
1510
1511 typedef struct cpc_corenet {
1512         u32     cpccsr0;        /* Config/status reg */
1513         u32     res1;
1514         u32     cpccfg0;        /* Configuration register */
1515         u32     res2;
1516         u32     cpcewcr0;       /* External Write reg 0 */
1517         u32     cpcewabr0;      /* External write base reg 0 */
1518         u32     res3[2];
1519         u32     cpcewcr1;       /* External Write reg 1 */
1520         u32     cpcewabr1;      /* External write base reg 1 */
1521         u32     res4[54];
1522         u32     cpcsrcr1;       /* SRAM control reg 1 */
1523         u32     cpcsrcr0;       /* SRAM control reg 0 */
1524         u32     res5[62];
1525         struct {
1526                 u32     id;     /* partition ID */
1527                 u32     res;
1528                 u32     alloc;  /* partition allocation */
1529                 u32     way;    /* partition way */
1530         } partition_regs[16];
1531         u32     res6[704];
1532         u32     cpcerrinjhi;    /* Error injection high */
1533         u32     cpcerrinjlo;    /* Error injection lo */
1534         u32     cpcerrinjctl;   /* Error injection control */
1535         u32     res7[5];
1536         u32     cpccaptdatahi;  /* capture data high */
1537         u32     cpccaptdatalo;  /* capture data low */
1538         u32     cpcaptecc;      /* capture ECC */
1539         u32     res8[5];
1540         u32     cpcerrdet;      /* error detect */
1541         u32     cpcerrdis;      /* error disable */
1542         u32     cpcerrinten;    /* errir interrupt enable */
1543         u32     cpcerrattr;     /* error attribute */
1544         u32     cpcerreaddr;    /* error extended address */
1545         u32     cpcerraddr;     /* error address */
1546         u32     cpcerrctl;      /* error control */
1547         u32     res9[41];       /* pad out to 4k */
1548         u32     cpchdbcr0;      /* hardware debug control register 0 */
1549         u32     res10[63];      /* pad out to 4k */
1550 } cpc_corenet_t;
1551
1552 #define CPC_CSR0_CE     0x80000000      /* Cache Enable */
1553 #define CPC_CSR0_PE     0x40000000      /* Enable ECC */
1554 #define CPC_CSR0_FI     0x00200000      /* Cache Flash Invalidate */
1555 #define CPC_CSR0_WT     0x00080000      /* Write-through mode */
1556 #define CPC_CSR0_FL     0x00000800      /* Hardware cache flush */
1557 #define CPC_CSR0_LFC    0x00000400      /* Cache Lock Flash Clear */
1558 #define CPC_CFG0_SZ_MASK        0x00003fff
1559 #define CPC_CFG0_SZ_K(x)        ((x & CPC_CFG0_SZ_MASK) << 6)
1560 #define CPC_CFG0_NUM_WAYS(x)    (((x >> 14) & 0x1f) + 1)
1561 #define CPC_CFG0_LINE_SZ(x)     ((((x >> 23) & 0x3) + 1) * 32)
1562 #define CPC_SRCR1_SRBARU_MASK   0x0000ffff
1563 #define CPC_SRCR1_SRBARU(x)     (((unsigned long long)x >> 32) \
1564                                  & CPC_SRCR1_SRBARU_MASK)
1565 #define CPC_SRCR0_SRBARL_MASK   0xffff8000
1566 #define CPC_SRCR0_SRBARL(x)     (x & CPC_SRCR0_SRBARL_MASK)
1567 #define CPC_SRCR0_INTLVEN       0x00000100
1568 #define CPC_SRCR0_SRAMSZ_1_WAY  0x00000000
1569 #define CPC_SRCR0_SRAMSZ_2_WAY  0x00000002
1570 #define CPC_SRCR0_SRAMSZ_4_WAY  0x00000004
1571 #define CPC_SRCR0_SRAMSZ_8_WAY  0x00000006
1572 #define CPC_SRCR0_SRAMSZ_16_WAY 0x00000008
1573 #define CPC_SRCR0_SRAMSZ_32_WAY 0x0000000a
1574 #define CPC_SRCR0_SRAMEN        0x00000001
1575 #define CPC_ERRDIS_TMHITDIS     0x00000080      /* multi-way hit disable */
1576 #define CPC_HDBCR0_CDQ_SPEC_DIS 0x08000000
1577 #define CPC_HDBCR0_TAG_ECC_SCRUB_DIS    0x01000000
1578 #define CPC_HDBCR0_DATA_ECC_SCRUB_DIS   0x00400000
1579 #define CPC_HDBCR0_SPLRU_LEVEL_EN       0x003c0000
1580 #endif /* CONFIG_SYS_FSL_CPC */
1581
1582 /* Global Utilities Block */
1583 #ifdef CONFIG_FSL_CORENET
1584 typedef struct ccsr_gur {
1585         u32     porsr1;         /* POR status 1 */
1586         u32     porsr2;         /* POR status 2 */
1587 #ifdef  CONFIG_SYS_FSL_SINGLE_SOURCE_CLK
1588 #define FSL_DCFG_PORSR1_SYSCLK_SHIFT    15
1589 #define FSL_DCFG_PORSR1_SYSCLK_MASK     0x1
1590 #define FSL_DCFG_PORSR1_SYSCLK_SINGLE_ENDED     0x1
1591 #define FSL_DCFG_PORSR1_SYSCLK_DIFF     0x0
1592 #endif
1593         u8      res_008[0x20-0x8];
1594         u32     gpporcr1;       /* General-purpose POR configuration */
1595         u32     gpporcr2;       /* General-purpose POR configuration 2 */
1596         u32     dcfg_fusesr;    /* Fuse status register */
1597 #define FSL_CORENET_DCFG_FUSESR_VID_SHIFT       25
1598 #define FSL_CORENET_DCFG_FUSESR_VID_MASK        0x1F
1599 #define FSL_CORENET_DCFG_FUSESR_ALTVID_SHIFT    20
1600 #define FSL_CORENET_DCFG_FUSESR_ALTVID_MASK     0x1F
1601         u8      res_02c[0x70-0x2c];
1602         u32     devdisr;        /* Device disable control */
1603         u32     devdisr2;       /* Device disable control 2 */
1604         u32     devdisr3;       /* Device disable control 3 */
1605         u32     devdisr4;       /* Device disable control 4 */
1606 #ifdef CONFIG_SYS_FSL_QORIQ_CHASSIS2
1607         u32     devdisr5;       /* Device disable control 5 */
1608 #define FSL_CORENET_DEVDISR_PBL 0x80000000
1609 #define FSL_CORENET_DEVDISR_PMAN        0x40000000
1610 #define FSL_CORENET_DEVDISR_ESDHC       0x20000000
1611 #define FSL_CORENET_DEVDISR_DMA1        0x00800000
1612 #define FSL_CORENET_DEVDISR_DMA2        0x00400000
1613 #define FSL_CORENET_DEVDISR_USB1        0x00080000
1614 #define FSL_CORENET_DEVDISR_USB2        0x00040000
1615 #define FSL_CORENET_DEVDISR_SATA1       0x00008000
1616 #define FSL_CORENET_DEVDISR_SATA2       0x00004000
1617 #define FSL_CORENET_DEVDISR_PME 0x00000800
1618 #define FSL_CORENET_DEVDISR_SEC 0x00000200
1619 #define FSL_CORENET_DEVDISR_RMU 0x00000080
1620 #define FSL_CORENET_DEVDISR_DCE 0x00000040
1621 #define FSL_CORENET_DEVDISR2_DTSEC1_1   0x80000000
1622 #define FSL_CORENET_DEVDISR2_DTSEC1_2   0x40000000
1623 #define FSL_CORENET_DEVDISR2_DTSEC1_3   0x20000000
1624 #define FSL_CORENET_DEVDISR2_DTSEC1_4   0x10000000
1625 #define FSL_CORENET_DEVDISR2_DTSEC1_5   0x08000000
1626 #define FSL_CORENET_DEVDISR2_DTSEC1_6   0x04000000
1627 #define FSL_CORENET_DEVDISR2_DTSEC1_9   0x00800000
1628 #define FSL_CORENET_DEVDISR2_DTSEC1_10  0x00400000
1629 #ifdef CONFIG_FSL_FM_10GEC_REGULAR_NOTATION
1630 #define FSL_CORENET_DEVDISR2_10GEC1_1   0x80000000
1631 #define FSL_CORENET_DEVDISR2_10GEC1_2   0x40000000
1632 #else
1633 #define FSL_CORENET_DEVDISR2_10GEC1_1   0x00800000
1634 #define FSL_CORENET_DEVDISR2_10GEC1_2   0x00400000
1635 #define FSL_CORENET_DEVDISR2_10GEC1_3   0x80000000
1636 #define FSL_CORENET_DEVDISR2_10GEC1_4   0x40000000
1637 #endif
1638 #define FSL_CORENET_DEVDISR2_DTSEC2_1   0x00080000
1639 #define FSL_CORENET_DEVDISR2_DTSEC2_2   0x00040000
1640 #define FSL_CORENET_DEVDISR2_DTSEC2_3   0x00020000
1641 #define FSL_CORENET_DEVDISR2_DTSEC2_4   0x00010000
1642 #define FSL_CORENET_DEVDISR2_DTSEC2_5   0x00008000
1643 #define FSL_CORENET_DEVDISR2_DTSEC2_6   0x00004000
1644 #define FSL_CORENET_DEVDISR2_DTSEC2_9   0x00000800
1645 #define FSL_CORENET_DEVDISR2_DTSEC2_10  0x00000400
1646 #define FSL_CORENET_DEVDISR2_10GEC2_1   0x00000800
1647 #define FSL_CORENET_DEVDISR2_10GEC2_2   0x00000400
1648 #define FSL_CORENET_DEVDISR2_FM1        0x00000080
1649 #define FSL_CORENET_DEVDISR2_FM2        0x00000040
1650 #define FSL_CORENET_DEVDISR2_CPRI       0x00000008
1651 #define FSL_CORENET_DEVDISR3_PCIE1      0x80000000
1652 #define FSL_CORENET_DEVDISR3_PCIE2      0x40000000
1653 #define FSL_CORENET_DEVDISR3_PCIE3      0x20000000
1654 #define FSL_CORENET_DEVDISR3_PCIE4      0x10000000
1655 #define FSL_CORENET_DEVDISR3_SRIO1      0x08000000
1656 #define FSL_CORENET_DEVDISR3_SRIO2      0x04000000
1657 #define FSL_CORENET_DEVDISR3_QMAN       0x00080000
1658 #define FSL_CORENET_DEVDISR3_BMAN       0x00040000
1659 #define FSL_CORENET_DEVDISR3_LA1        0x00008000
1660 #define FSL_CORENET_DEVDISR3_MAPLE1     0x00000800
1661 #define FSL_CORENET_DEVDISR3_MAPLE2     0x00000400
1662 #define FSL_CORENET_DEVDISR3_MAPLE3     0x00000200
1663 #define FSL_CORENET_DEVDISR4_I2C1       0x80000000
1664 #define FSL_CORENET_DEVDISR4_I2C2       0x40000000
1665 #define FSL_CORENET_DEVDISR4_DUART1     0x20000000
1666 #define FSL_CORENET_DEVDISR4_DUART2     0x10000000
1667 #define FSL_CORENET_DEVDISR4_ESPI       0x08000000
1668 #define FSL_CORENET_DEVDISR5_DDR1       0x80000000
1669 #define FSL_CORENET_DEVDISR5_DDR2       0x40000000
1670 #define FSL_CORENET_DEVDISR5_DDR3       0x20000000
1671 #define FSL_CORENET_DEVDISR5_CPC1       0x08000000
1672 #define FSL_CORENET_DEVDISR5_CPC2       0x04000000
1673 #define FSL_CORENET_DEVDISR5_CPC3       0x02000000
1674 #define FSL_CORENET_DEVDISR5_IFC        0x00800000
1675 #define FSL_CORENET_DEVDISR5_GPIO       0x00400000
1676 #define FSL_CORENET_DEVDISR5_DBG        0x00200000
1677 #define FSL_CORENET_DEVDISR5_NAL        0x00100000
1678 #define FSL_CORENET_DEVDISR5_TIMERS     0x00020000
1679 #define FSL_CORENET_NUM_DEVDISR         5
1680 #else
1681 #define FSL_CORENET_DEVDISR_PCIE1       0x80000000
1682 #define FSL_CORENET_DEVDISR_PCIE2       0x40000000
1683 #define FSL_CORENET_DEVDISR_PCIE3       0x20000000
1684 #define FSL_CORENET_DEVDISR_PCIE4       0x10000000
1685 #define FSL_CORENET_DEVDISR_RMU         0x08000000
1686 #define FSL_CORENET_DEVDISR_SRIO1       0x04000000
1687 #define FSL_CORENET_DEVDISR_SRIO2       0x02000000
1688 #define FSL_CORENET_DEVDISR_DMA1        0x00400000
1689 #define FSL_CORENET_DEVDISR_DMA2        0x00200000
1690 #define FSL_CORENET_DEVDISR_DDR1        0x00100000
1691 #define FSL_CORENET_DEVDISR_DDR2        0x00080000
1692 #define FSL_CORENET_DEVDISR_DBG         0x00010000
1693 #define FSL_CORENET_DEVDISR_NAL         0x00008000
1694 #define FSL_CORENET_DEVDISR_SATA1       0x00004000
1695 #define FSL_CORENET_DEVDISR_SATA2       0x00002000
1696 #define FSL_CORENET_DEVDISR_ELBC        0x00001000
1697 #define FSL_CORENET_DEVDISR_USB1        0x00000800
1698 #define FSL_CORENET_DEVDISR_USB2        0x00000400
1699 #define FSL_CORENET_DEVDISR_ESDHC       0x00000100
1700 #define FSL_CORENET_DEVDISR_GPIO        0x00000080
1701 #define FSL_CORENET_DEVDISR_ESPI        0x00000040
1702 #define FSL_CORENET_DEVDISR_I2C1        0x00000020
1703 #define FSL_CORENET_DEVDISR_I2C2        0x00000010
1704 #define FSL_CORENET_DEVDISR_DUART1      0x00000002
1705 #define FSL_CORENET_DEVDISR_DUART2      0x00000001
1706 #define FSL_CORENET_DEVDISR2_PME        0x80000000
1707 #define FSL_CORENET_DEVDISR2_SEC        0x40000000
1708 #define FSL_CORENET_DEVDISR2_QMBM       0x08000000
1709 #define FSL_CORENET_DEVDISR2_FM1        0x02000000
1710 #define FSL_CORENET_DEVDISR2_10GEC1     0x01000000
1711 #define FSL_CORENET_DEVDISR2_DTSEC1_1   0x00800000
1712 #define FSL_CORENET_DEVDISR2_DTSEC1_2   0x00400000
1713 #define FSL_CORENET_DEVDISR2_DTSEC1_3   0x00200000
1714 #define FSL_CORENET_DEVDISR2_DTSEC1_4   0x00100000
1715 #define FSL_CORENET_DEVDISR2_DTSEC1_5   0x00080000
1716 #define FSL_CORENET_DEVDISR2_FM2        0x00020000
1717 #define FSL_CORENET_DEVDISR2_10GEC2     0x00010000
1718 #define FSL_CORENET_DEVDISR2_DTSEC2_1   0x00008000
1719 #define FSL_CORENET_DEVDISR2_DTSEC2_2   0x00004000
1720 #define FSL_CORENET_DEVDISR2_DTSEC2_3   0x00002000
1721 #define FSL_CORENET_DEVDISR2_DTSEC2_4   0x00001000
1722 #define FSL_CORENET_DEVDISR2_DTSEC2_5   0x00000800
1723 #define FSL_CORENET_NUM_DEVDISR         2
1724         u32     powmgtcsr;      /* Power management status & control */
1725 #endif
1726         u8      res8[12];
1727         u32     coredisru;      /* uppper portion for support of 64 cores */
1728         u32     coredisrl;      /* lower portion for support of 64 cores */
1729         u8      res9[8];
1730         u32     pvr;            /* Processor version */
1731         u32     svr;            /* System version */
1732         u8      res10[8];
1733         u32     rstcr;          /* Reset control */
1734         u32     rstrqpblsr;     /* Reset request preboot loader status */
1735         u8      res11[8];
1736         u32     rstrqmr1;       /* Reset request mask */
1737 #ifdef CONFIG_SYS_FSL_QORIQ_CHASSIS2
1738 #define FSL_CORENET_RSTRQMR1_SRDS_RST_MSK      0x00000800
1739 #endif
1740         u8      res12[4];
1741         u32     rstrqsr1;       /* Reset request status */
1742         u8      res13[4];
1743         u8      res14[4];
1744         u32     rstrqwdtmrl;    /* Reset request WDT mask */
1745         u8      res15[4];
1746         u32     rstrqwdtsrl;    /* Reset request WDT status */
1747         u8      res16[4];
1748         u32     brrl;           /* Boot release */
1749         u8      res17[24];
1750         u32     rcwsr[16];      /* Reset control word status */
1751
1752 #ifdef CONFIG_SYS_FSL_QORIQ_CHASSIS2
1753 #define FSL_CORENET_RCWSR0_MEM_PLL_RAT_SHIFT    16
1754 /* use reserved bits 18~23 as scratch space to host DDR PLL ratio */
1755 #define FSL_CORENET_RCWSR0_MEM_PLL_RAT_RESV_SHIFT       8
1756 #define FSL_CORENET_RCWSR0_MEM_PLL_RAT_MASK     0x3f
1757 #if defined(CONFIG_PPC_T4240) || defined(CONFIG_PPC_T4160) || \
1758         defined(CONFIG_PPC_T4080)
1759 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL         0xfc000000
1760 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL_SHIFT   26
1761 #define FSL_CORENET2_RCWSR4_SRDS2_PRTCL         0x00fe0000
1762 #define FSL_CORENET2_RCWSR4_SRDS2_PRTCL_SHIFT   17
1763 #define FSL_CORENET2_RCWSR4_SRDS3_PRTCL         0x0000f800
1764 #define FSL_CORENET2_RCWSR4_SRDS3_PRTCL_SHIFT   11
1765 #define FSL_CORENET2_RCWSR4_SRDS4_PRTCL         0x000000f8
1766 #define FSL_CORENET2_RCWSR4_SRDS4_PRTCL_SHIFT   3
1767 #define FSL_CORENET_RCWSR6_BOOT_LOC     0x0f800000
1768 #elif defined(CONFIG_PPC_B4860) || defined(CONFIG_PPC_B4420)
1769 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL 0xfe000000
1770 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL_SHIFT   25
1771 #define FSL_CORENET2_RCWSR4_SRDS2_PRTCL 0x00ff0000
1772 #define FSL_CORENET2_RCWSR4_SRDS2_PRTCL_SHIFT   16
1773 #define FSL_CORENET_RCWSR6_BOOT_LOC     0x0f800000
1774 #elif defined(CONFIG_PPC_T1040) || defined(CONFIG_PPC_T1042) ||\
1775 defined(CONFIG_PPC_T1020) || defined(CONFIG_PPC_T1022)
1776 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL 0xff000000
1777 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL_SHIFT   24
1778 #define FSL_CORENET2_RCWSR4_SRDS2_PRTCL 0x00fe0000
1779 #define FSL_CORENET2_RCWSR4_SRDS2_PRTCL_SHIFT   17
1780 #define FSL_CORENET_RCWSR13_EC1 0x30000000 /* bits 418..419 */
1781 #define FSL_CORENET_RCWSR13_EC1_FM1_DTSEC4_RGMII        0x00000000
1782 #define FSL_CORENET_RCWSR13_EC1_FM1_GPIO        0x10000000
1783 #define FSL_CORENET_RCWSR13_EC1_FM1_DTSEC4_MII  0x20000000
1784 #define FSL_CORENET_RCWSR13_EC2 0x0c000000 /* bits 420..421 */
1785 #define FSL_CORENET_RCWSR13_EC2_FM1_DTSEC5_RGMII        0x00000000
1786 #define FSL_CORENET_RCWSR13_EC2_FM1_GPIO        0x10000000
1787 #define FSL_CORENET_RCWSR13_EC2_FM1_DTSEC5_MII  0x20000000
1788 #define FSL_CORENET_RCWSR13_MAC2_GMII_SEL       0x00000080
1789 #define FSL_CORENET_RCWSR13_MAC2_GMII_SEL_L2_SWITCH     0x00000000
1790 #define FSL_CORENET_RCWSR13_MAC2_GMII_SEL_ENET_PORT     0x80000000
1791 #define CONFIG_SYS_FSL_SCFG_PIXCLKCR_OFFSET     0x28
1792 #define PXCKEN_MASK     0x80000000
1793 #define PXCK_MASK       0x00FF0000
1794 #define PXCK_BITS_START 16
1795 #elif defined(CONFIG_PPC_T1024) || defined(CONFIG_PPC_T1023) || \
1796         defined(CONFIG_PPC_T1014) || defined(CONFIG_PPC_T1013)
1797 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL         0xff800000
1798 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL_SHIFT   23
1799 #define FSL_CORENET_RCWSR6_BOOT_LOC             0x0f800000
1800 #define FSL_CORENET_RCWSR13_EC1                 0x30000000 /* bits 418..419 */
1801 #define FSL_CORENET_RCWSR13_EC1_RGMII           0x00000000
1802 #define FSL_CORENET_RCWSR13_EC1_GPIO            0x10000000
1803 #define FSL_CORENET_RCWSR13_EC2                 0x0c000000
1804 #define FSL_CORENET_RCWSR13_EC2_RGMII           0x08000000
1805 #define CONFIG_SYS_FSL_SCFG_PIXCLKCR_OFFSET     0x28
1806 #define PXCKEN_MASK                             0x80000000
1807 #define PXCK_MASK                               0x00FF0000
1808 #define PXCK_BITS_START                         16
1809 #elif defined(CONFIG_PPC_T2080) || defined(CONFIG_PPC_T2081)
1810 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL         0xff000000
1811 #define FSL_CORENET2_RCWSR4_SRDS1_PRTCL_SHIFT   24
1812 #define FSL_CORENET2_RCWSR4_SRDS2_PRTCL         0x00ff0000
1813 #define FSL_CORENET2_RCWSR4_SRDS2_PRTCL_SHIFT   16
1814 #define FSL_CORENET_RCWSR6_BOOT_LOC             0x0f800000
1815 #endif
1816 #define FSL_CORENET2_RCWSR5_SRDS_PLL_PD_S1_PLL1 0x00800000
1817 #define FSL_CORENET2_RCWSR5_SRDS_PLL_PD_S1_PLL2 0x00400000
1818 #define FSL_CORENET2_RCWSR5_SRDS_PLL_PD_S2_PLL1 0x00200000
1819 #define FSL_CORENET2_RCWSR5_SRDS_PLL_PD_S2_PLL2 0x00100000
1820 #define FSL_CORENET2_RCWSR5_SRDS_PLL_PD_S3_PLL1 0x00080000
1821 #define FSL_CORENET2_RCWSR5_SRDS_PLL_PD_S3_PLL2 0x00040000
1822 #define FSL_CORENET2_RCWSR5_SRDS_PLL_PD_S4_PLL1 0x00020000
1823 #define FSL_CORENET2_RCWSR5_SRDS_PLL_PD_S4_PLL2 0x00010000
1824 #define FSL_CORENET2_RCWSR5_DDR_REFCLK_SEL_SHIFT 4
1825 #define FSL_CORENET2_RCWSR5_DDR_REFCLK_SEL_MASK 0x00000011
1826 #define FSL_CORENET2_RCWSR5_DDR_REFCLK_SINGLE_CLK       1
1827
1828 #else /* CONFIG_SYS_FSL_QORIQ_CHASSIS2 */
1829 #define FSL_CORENET_RCWSR0_MEM_PLL_RAT_SHIFT    17
1830 #define FSL_CORENET_RCWSR0_MEM_PLL_RAT_MASK     0x1f
1831 #define FSL_CORENET_RCWSR4_SRDS_PRTCL           0xfc000000
1832 #define FSL_CORENET_RCWSR5_DDR_SYNC             0x00000080
1833 #define FSL_CORENET_RCWSR5_DDR_SYNC_SHIFT                7
1834 #define FSL_CORENET_RCWSR5_SRDS_EN              0x00002000
1835 #define FSL_CORENET_RCWSR5_SRDS2_EN             0x00001000
1836 #define FSL_CORENET_RCWSR6_BOOT_LOC     0x0f800000
1837 #define FSL_CORENET_RCWSRn_SRDS_LPD_B2          0x3c000000 /* bits 162..165 */
1838 #define FSL_CORENET_RCWSRn_SRDS_LPD_B3          0x003c0000 /* bits 170..173 */
1839 #endif /* CONFIG_SYS_FSL_QORIQ_CHASSIS2 */
1840
1841 #define FSL_CORENET_RCWSR7_MCK_TO_PLAT_RAT      0x00400000
1842 #define FSL_CORENET_RCWSR8_HOST_AGT_B1          0x00e00000
1843 #define FSL_CORENET_RCWSR8_HOST_AGT_B2          0x00100000
1844 #define FSL_CORENET_RCWSR11_EC1                 0x00c00000 /* bits 360..361 */
1845 #ifdef CONFIG_PPC_P4080
1846 #define FSL_CORENET_RCWSR11_EC1_FM1_DTSEC1              0x00000000
1847 #define FSL_CORENET_RCWSR11_EC1_FM1_USB1                0x00800000
1848 #define FSL_CORENET_RCWSR11_EC2                 0x001c0000 /* bits 363..365 */
1849 #define FSL_CORENET_RCWSR11_EC2_FM2_DTSEC1              0x00000000
1850 #define FSL_CORENET_RCWSR11_EC2_FM1_DTSEC2              0x00080000
1851 #define FSL_CORENET_RCWSR11_EC2_USB2                    0x00100000
1852 #endif
1853 #if defined(CONFIG_PPC_P2041) \
1854         || defined(CONFIG_PPC_P3041) || defined(CONFIG_PPC_P5020)
1855 #define FSL_CORENET_RCWSR11_EC1_FM1_DTSEC4_RGMII        0x00000000
1856 #define FSL_CORENET_RCWSR11_EC1_FM1_DTSEC4_MII          0x00800000
1857 #define FSL_CORENET_RCWSR11_EC1_FM1_DTSEC4_NONE         0x00c00000
1858 #define FSL_CORENET_RCWSR11_EC2                 0x00180000 /* bits 363..364 */
1859 #define FSL_CORENET_RCWSR11_EC2_FM1_DTSEC5_RGMII        0x00000000
1860 #define FSL_CORENET_RCWSR11_EC2_FM1_DTSEC5_MII          0x00100000
1861 #define FSL_CORENET_RCWSR11_EC2_FM1_DTSEC5_NONE         0x00180000
1862 #endif
1863 #if defined(CONFIG_PPC_P5040)
1864 #define FSL_CORENET_RCWSR11_EC1_FM1_DTSEC5_RGMII        0x00000000
1865 #define FSL_CORENET_RCWSR11_EC1_FM1_DTSEC5_MII          0x00800000
1866 #define FSL_CORENET_RCWSR11_EC1_FM1_DTSEC5_NONE         0x00c00000
1867 #define FSL_CORENET_RCWSR11_EC2                 0x00180000 /* bits 363..364 */
1868 #define FSL_CORENET_RCWSR11_EC2_FM2_DTSEC5_RGMII        0x00000000
1869 #define FSL_CORENET_RCWSR11_EC2_FM2_DTSEC5_MII          0x00100000
1870 #define FSL_CORENET_RCWSR11_EC2_FM2_DTSEC5_NONE         0x00180000
1871 #endif
1872 #if defined(CONFIG_PPC_T4240) || defined(CONFIG_PPC_T4160) || \
1873         defined(CONFIG_PPC_T4080)
1874 #define FSL_CORENET_RCWSR13_EC1                 0x60000000 /* bits 417..418 */
1875 #define FSL_CORENET_RCWSR13_EC1_FM2_DTSEC5_RGMII        0x00000000
1876 #define FSL_CORENET_RCWSR13_EC1_FM2_GPIO                0x40000000
1877 #define FSL_CORENET_RCWSR13_EC2                 0x18000000 /* bits 419..420 */
1878 #define FSL_CORENET_RCWSR13_EC2_FM1_DTSEC5_RGMII        0x00000000
1879 #define FSL_CORENET_RCWSR13_EC2_FM1_DTSEC6_RGMII        0x08000000
1880 #define FSL_CORENET_RCWSR13_EC2_FM1_GPIO                0x10000000
1881 #endif
1882 #if defined(CONFIG_PPC_T2080) || defined(CONFIG_PPC_T2081)
1883 #define FSL_CORENET_RCWSR13_EC1                 0x60000000 /* bits 417..418 */
1884 #define FSL_CORENET_RCWSR13_EC1_DTSEC3_RGMII    0x00000000
1885 #define FSL_CORENET_RCWSR13_EC1_GPIO            0x40000000
1886 #define FSL_CORENET_RCWSR13_EC2                 0x18000000 /* bits 419..420 */
1887 #define FSL_CORENET_RCWSR13_EC2_DTSEC4_RGMII    0x00000000
1888 #define FSL_CORENET_RCWSR13_EC2_DTSEC10_RGMII   0x08000000
1889 #define FSL_CORENET_RCWSR13_EC2_GPIO            0x10000000
1890 #endif
1891         u8      res18[192];
1892         u32     scratchrw[4];   /* Scratch Read/Write */
1893         u8      res19[240];
1894         u32     scratchw1r[4];  /* Scratch Read (Write once) */
1895         u8      res20[240];
1896         u32     scrtsr[8];      /* Core reset status */
1897         u8      res21[224];
1898         u32     pex1liodnr;     /* PCI Express 1 LIODN */
1899         u32     pex2liodnr;     /* PCI Express 2 LIODN */
1900         u32     pex3liodnr;     /* PCI Express 3 LIODN */
1901         u32     pex4liodnr;     /* PCI Express 4 LIODN */
1902         u32     rio1liodnr;     /* RIO 1 LIODN */
1903         u32     rio2liodnr;     /* RIO 2 LIODN */
1904         u32     rio3liodnr;     /* RIO 3 LIODN */
1905         u32     rio4liodnr;     /* RIO 4 LIODN */
1906         u32     usb1liodnr;     /* USB 1 LIODN */
1907         u32     usb2liodnr;     /* USB 2 LIODN */
1908         u32     usb3liodnr;     /* USB 3 LIODN */
1909         u32     usb4liodnr;     /* USB 4 LIODN */
1910         u32     sdmmc1liodnr;   /* SD/MMC 1 LIODN */
1911         u32     sdmmc2liodnr;   /* SD/MMC 2 LIODN */
1912         u32     sdmmc3liodnr;   /* SD/MMC 3 LIODN */
1913         u32     sdmmc4liodnr;   /* SD/MMC 4 LIODN */
1914         u32     rio1maintliodnr;/* RIO 1 Maintenance LIODN */
1915         u32     rio2maintliodnr;/* RIO 2 Maintenance LIODN */
1916         u32     rio3maintliodnr;/* RIO 3 Maintenance LIODN */
1917         u32     rio4maintliodnr;/* RIO 4 Maintenance LIODN */
1918         u32     sata1liodnr;    /* SATA 1 LIODN */
1919         u32     sata2liodnr;    /* SATA 2 LIODN */
1920         u32     sata3liodnr;    /* SATA 3 LIODN */
1921         u32     sata4liodnr;    /* SATA 4 LIODN */
1922         u8      res22[20];
1923         u32     tdmliodnr;      /* TDM LIODN */
1924         u32     qeliodnr;       /* QE LIODN */
1925         u8      res_57c[4];
1926         u32     dma1liodnr;     /* DMA 1 LIODN */
1927         u32     dma2liodnr;     /* DMA 2 LIODN */
1928         u32     dma3liodnr;     /* DMA 3 LIODN */
1929         u32     dma4liodnr;     /* DMA 4 LIODN */
1930         u8      res23[48];
1931         u8      res24[64];
1932         u32     pblsr;          /* Preboot loader status */
1933         u32     pamubypenr;     /* PAMU bypass enable */
1934 #define FSL_CORENET_PAMU_BYPASS         0xffff0000
1935         u32     dmacr1;         /* DMA control */
1936         u8      res25[4];
1937         u32     gensr1;         /* General status */
1938         u8      res26[12];
1939         u32     gencr1;         /* General control */
1940         u8      res27[12];
1941         u8      res28[4];
1942         u32     cgensrl;        /* Core general status */
1943         u8      res29[8];
1944         u8      res30[4];
1945         u32     cgencrl;        /* Core general control */
1946         u8      res31[184];
1947         u32     sriopstecr;     /* SRIO prescaler timer enable control */
1948         u32     dcsrcr;         /* DCSR Control register */
1949         u8      res31a[56];
1950         u32     tp_ityp[64];    /* Topology Initiator Type Register */
1951         struct {
1952                 u32     upper;
1953                 u32     lower;
1954         } tp_cluster[16];       /* Core Cluster n Topology Register */
1955         u8      res32[1344];
1956         u32     pmuxcr;         /* Pin multiplexing control */
1957         u8      res33[60];
1958         u32     iovselsr;       /* I/O voltage selection status */
1959         u8      res34[28];
1960         u32     ddrclkdr;       /* DDR clock disable */
1961         u8      res35;
1962         u32     elbcclkdr;      /* eLBC clock disable */
1963         u8      res36[20];
1964         u32     sdhcpcr;        /* eSDHC polarity configuration */
1965         u8      res37[380];
1966 } ccsr_gur_t;
1967
1968 #define TP_ITYP_AV      0x00000001              /* Initiator available */
1969 #define TP_ITYP_TYPE(x) (((x) & 0x6) >> 1)      /* Initiator Type */
1970 #define TP_ITYP_TYPE_OTHER      0x0
1971 #define TP_ITYP_TYPE_PPC        0x1     /* PowerPC */
1972 #define TP_ITYP_TYPE_SC         0x2     /* StarCore DSP */
1973 #define TP_ITYP_TYPE_HA         0x3     /* HW Accelerator */
1974 #define TP_ITYP_THDS(x) (((x) & 0x18) >> 3)     /* # threads */
1975 #define TP_ITYP_VER(x)  (((x) & 0xe0) >> 5)     /* Initiator Version */
1976
1977 #define TP_CLUSTER_EOC          0x80000000      /* end of clusters */
1978 #define TP_CLUSTER_INIT_MASK    0x0000003f      /* initiator mask */
1979 #define TP_INIT_PER_CLUSTER     4
1980
1981 #define FSL_CORENET_DCSR_SZ_MASK        0x00000003
1982 #define FSL_CORENET_DCSR_SZ_4M          0x0
1983 #define FSL_CORENET_DCSR_SZ_1G          0x3
1984
1985 /*
1986  * On p4080 we have an LIODN for msg unit (rmu) but not maintenance
1987  * everything after has RMan thus msg unit LIODN is used for maintenance
1988  */
1989 #define rmuliodnr rio1maintliodnr
1990
1991 typedef struct ccsr_clk {
1992         struct {
1993                 u32 clkcncsr;   /* core cluster n clock control status */
1994                 u8  res_004[0x0c];
1995                 u32 clkcgnhwacsr;/* clock generator n hardware accelerator */
1996                 u8  res_014[0x0c];
1997         } clkcsr[12];
1998         u8      res_100[0x680]; /* 0x100 */
1999         struct {
2000                 u32 pllcngsr;
2001                 u8 res10[0x1c];
2002         } pllcgsr[12];
2003         u8      res21[0x280];
2004         u32     pllpgsr;        /* 0xc00 Platform PLL General Status */
2005         u8      res16[0x1c];
2006         u32     plldgsr;        /* 0xc20 DDR PLL General Status */
2007         u8      res17[0x3dc];
2008 } ccsr_clk_t;
2009
2010 #ifdef CONFIG_SYS_FSL_QORIQ_CHASSIS2
2011 typedef struct ccsr_rcpm {
2012         u8      res_00[12];
2013         u32     tph10sr0;       /* Thread PH10 Status Register */
2014         u8      res_10[12];
2015         u32     tph10setr0;     /* Thread PH10 Set Control Register */
2016         u8      res_20[12];
2017         u32     tph10clrr0;     /* Thread PH10 Clear Control Register */
2018         u8      res_30[12];
2019         u32     tph10psr0;      /* Thread PH10 Previous Status Register */
2020         u8      res_40[12];
2021         u32     twaitsr0;       /* Thread Wait Status Register */
2022         u8      res_50[96];
2023         u32     pcph15sr;       /* Physical Core PH15 Status Register */
2024         u32     pcph15setr;     /* Physical Core PH15 Set Control Register */
2025         u32     pcph15clrr;     /* Physical Core PH15 Clear Control Register */
2026         u32     pcph15psr;      /* Physical Core PH15 Prev Status Register */
2027         u8      res_c0[16];
2028         u32     pcph20sr;       /* Physical Core PH20 Status Register */
2029         u32     pcph20setr;     /* Physical Core PH20 Set Control Register */
2030         u32     pcph20clrr;     /* Physical Core PH20 Clear Control Register */
2031         u32     pcph20psr;      /* Physical Core PH20 Prev Status Register */
2032         u32     pcpw20sr;       /* Physical Core PW20 Status Register */
2033         u8      res_e0[12];
2034         u32     pcph30sr;       /* Physical Core PH30 Status Register */
2035         u32     pcph30setr;     /* Physical Core PH30 Set Control Register */
2036         u32     pcph30clrr;     /* Physical Core PH30 Clear Control Register */
2037         u32     pcph30psr;      /* Physical Core PH30 Prev Status Register */
2038         u8      res_100[32];
2039         u32     ippwrgatecr;    /* IP Power Gating Control Register */
2040         u8      res_124[12];
2041         u32     powmgtcsr;      /* Power Management Control & Status Reg */
2042         u8      res_134[12];
2043         u32     ippdexpcr[4];   /* IP Powerdown Exception Control Reg */
2044         u8      res_150[12];
2045         u32     tpmimr0;        /* Thread PM Interrupt Mask Reg */
2046         u8      res_160[12];
2047         u32     tpmcimr0;       /* Thread PM Crit Interrupt Mask Reg */
2048         u8      res_170[12];
2049         u32     tpmmcmr0;       /* Thread PM Machine Check Interrupt Mask Reg */
2050         u8      res_180[12];
2051         u32     tpmnmimr0;      /* Thread PM NMI Mask Reg */
2052         u8      res_190[12];
2053         u32     tmcpmaskcr0;    /* Thread Machine Check Mask Control Reg */
2054         u32     pctbenr;        /* Physical Core Time Base Enable Reg */
2055         u32     pctbclkselr;    /* Physical Core Time Base Clock Select */
2056         u32     tbclkdivr;      /* Time Base Clock Divider Register */
2057         u8      res_1ac[4];
2058         u32     ttbhltcr[4];    /* Thread Time Base Halt Control Register */
2059         u32     clpcl10sr;      /* Cluster PCL10 Status Register */
2060         u32     clpcl10setr;    /* Cluster PCL30 Set Control Register */
2061         u32     clpcl10clrr;    /* Cluster PCL30 Clear Control Register */
2062         u32     clpcl10psr;     /* Cluster PCL30 Prev Status Register */
2063         u32     cddslpsetr;     /* Core Domain Deep Sleep Set Register */
2064         u32     cddslpclrr;     /* Core Domain Deep Sleep Clear Register */
2065         u32     cdpwroksetr;    /* Core Domain Power OK Set Register */
2066         u32     cdpwrokclrr;    /* Core Domain Power OK Clear Register */
2067         u32     cdpwrensr;      /* Core Domain Power Enable Status Register */
2068         u32     cddslsr;        /* Core Domain Deep Sleep Status Register */
2069         u8      res_1e8[8];
2070         u32     dslpcntcr[8];   /* Deep Sleep Counter Cfg Register */
2071         u8      res_300[3568];
2072 } ccsr_rcpm_t;
2073
2074 #define ctbenrl pctbenr
2075
2076 #else
2077 typedef struct ccsr_rcpm {
2078         u8      res1[4];
2079         u32     cdozsrl;        /* Core Doze Status */
2080         u8      res2[4];
2081         u32     cdozcrl;        /* Core Doze Control */
2082         u8      res3[4];
2083         u32     cnapsrl;        /* Core Nap Status */
2084         u8      res4[4];
2085         u32     cnapcrl;        /* Core Nap Control */
2086         u8      res5[4];
2087         u32     cdozpsrl;       /* Core Doze Previous Status */
2088         u8      res6[4];
2089         u32     cdozpcrl;       /* Core Doze Previous Control */
2090         u8      res7[4];
2091         u32     cwaitsrl;       /* Core Wait Status */
2092         u8      res8[8];
2093         u32     powmgtcsr;      /* Power Mangement Control & Status */
2094         u8      res9[12];
2095         u32     ippdexpcr0;     /* IP Powerdown Exception Control 0 */
2096         u8      res10[12];
2097         u8      res11[4];
2098         u32     cpmimrl;        /* Core PM IRQ Masking */
2099         u8      res12[4];
2100         u32     cpmcimrl;       /* Core PM Critical IRQ Masking */
2101         u8      res13[4];
2102         u32     cpmmcimrl;      /* Core PM Machine Check IRQ Masking */
2103         u8      res14[4];
2104         u32     cpmnmimrl;      /* Core PM NMI Masking */
2105         u8      res15[4];
2106         u32     ctbenrl;        /* Core Time Base Enable */
2107         u8      res16[4];
2108         u32     ctbclkselrl;    /* Core Time Base Clock Select */
2109         u8      res17[4];
2110         u32     ctbhltcrl;      /* Core Time Base Halt Control */
2111         u8      res18[0xf68];
2112 } ccsr_rcpm_t;
2113 #endif /* CONFIG_SYS_FSL_QORIQ_CHASSIS2 */
2114
2115 #else
2116 typedef struct ccsr_gur {
2117         u32     porpllsr;       /* POR PLL ratio status */
2118 #ifdef CONFIG_MPC8536
2119 #define MPC85xx_PORPLLSR_DDR_RATIO      0x3e000000
2120 #define MPC85xx_PORPLLSR_DDR_RATIO_SHIFT        25
2121 #elif defined(CONFIG_PPC_C29X)
2122 #define MPC85xx_PORPLLSR_DDR_RATIO      0x00003f00
2123 #define MPC85xx_PORPLLSR_DDR_RATIO_SHIFT        (9 - ((gur->pordevsr2 \
2124                                         & MPC85xx_PORDEVSR2_DDR_SPD_0) \
2125                                         >> MPC85xx_PORDEVSR2_DDR_SPD_0_SHIFT))
2126 #else
2127 #if defined(CONFIG_BSC9131) || defined(CONFIG_BSC9132)
2128 #define MPC85xx_PORPLLSR_DDR_RATIO      0x00003f00
2129 #else
2130 #define MPC85xx_PORPLLSR_DDR_RATIO      0x00003e00
2131 #endif
2132 #define MPC85xx_PORPLLSR_DDR_RATIO_SHIFT        9
2133 #endif
2134 #define MPC85xx_PORPLLSR_QE_RATIO       0x3e000000
2135 #define MPC85xx_PORPLLSR_QE_RATIO_SHIFT         25
2136 #define MPC85xx_PORPLLSR_PLAT_RATIO     0x0000003e
2137 #define MPC85xx_PORPLLSR_PLAT_RATIO_SHIFT       1
2138         u32     porbmsr;        /* POR boot mode status */
2139 #define MPC85xx_PORBMSR_HA              0x00070000
2140 #define MPC85xx_PORBMSR_HA_SHIFT        16
2141 #define MPC85xx_PORBMSR_ROMLOC_SHIFT    24
2142 #define PORBMSR_ROMLOC_SPI      0x6
2143 #define PORBMSR_ROMLOC_SDHC     0x7
2144 #define PORBMSR_ROMLOC_NAND_2K  0x9
2145 #define PORBMSR_ROMLOC_NOR      0xf
2146         u32     porimpscr;      /* POR I/O impedance status & control */
2147         u32     pordevsr;       /* POR I/O device status regsiter */
2148 #if defined(CONFIG_P1017) || defined(CONFIG_P1023)
2149 #define MPC85xx_PORDEVSR_SGMII1_DIS     0x10000000
2150 #define MPC85xx_PORDEVSR_SGMII2_DIS     0x08000000
2151 #define MPC85xx_PORDEVSR_TSEC1_PRTC     0x02000000
2152 #else
2153 #define MPC85xx_PORDEVSR_SGMII1_DIS     0x20000000
2154 #define MPC85xx_PORDEVSR_SGMII2_DIS     0x10000000
2155 #endif
2156 #define MPC85xx_PORDEVSR_SGMII3_DIS     0x08000000
2157 #define MPC85xx_PORDEVSR_SGMII4_DIS     0x04000000
2158 #define MPC85xx_PORDEVSR_SRDS2_IO_SEL   0x38000000
2159 #define MPC85xx_PORDEVSR_PCI1           0x00800000
2160 #if defined(CONFIG_P1013) || defined(CONFIG_P1022)
2161 #define MPC85xx_PORDEVSR_IO_SEL         0x007c0000
2162 #define MPC85xx_PORDEVSR_IO_SEL_SHIFT   18
2163 #elif defined(CONFIG_P1017) || defined(CONFIG_P1023)
2164 #define MPC85xx_PORDEVSR_IO_SEL         0x00600000
2165 #define MPC85xx_PORDEVSR_IO_SEL_SHIFT   21
2166 #else
2167 #if defined(CONFIG_P1010)
2168 #define MPC85xx_PORDEVSR_IO_SEL         0x00600000
2169 #define MPC85xx_PORDEVSR_IO_SEL_SHIFT   21
2170 #elif defined(CONFIG_BSC9132)
2171 #define MPC85xx_PORDEVSR_IO_SEL         0x00FE0000
2172 #define MPC85xx_PORDEVSR_IO_SEL_SHIFT   17
2173 #elif defined(CONFIG_PPC_C29X)
2174 #define MPC85xx_PORDEVSR_IO_SEL         0x00e00000
2175 #define MPC85xx_PORDEVSR_IO_SEL_SHIFT   21
2176 #else
2177 #define MPC85xx_PORDEVSR_IO_SEL         0x00780000
2178 #define MPC85xx_PORDEVSR_IO_SEL_SHIFT   19
2179 #endif /* if defined(CONFIG_P1010) */
2180 #endif
2181 #define MPC85xx_PORDEVSR_PCI2_ARB       0x00040000
2182 #define MPC85xx_PORDEVSR_PCI1_ARB       0x00020000
2183 #define MPC85xx_PORDEVSR_PCI1_PCI32     0x00010000
2184 #define MPC85xx_PORDEVSR_PCI1_SPD       0x00008000
2185 #define MPC85xx_PORDEVSR_PCI2_SPD       0x00004000
2186 #define MPC85xx_PORDEVSR_DRAM_RTYPE     0x00000060
2187 #define MPC85xx_PORDEVSR_RIO_CTLS       0x00000008
2188 #define MPC85xx_PORDEVSR_RIO_DEV_ID     0x00000007
2189         u32     pordbgmsr;      /* POR debug mode status */
2190         u32     pordevsr2;      /* POR I/O device status 2 */
2191 #if defined(CONFIG_PPC_C29X)
2192 #define MPC85xx_PORDEVSR2_DDR_SPD_0     0x00000008
2193 #define MPC85xx_PORDEVSR2_DDR_SPD_0_SHIFT       3
2194 #endif
2195 /* The 8544 RM says this is bit 26, but it's really bit 24 */
2196 #define MPC85xx_PORDEVSR2_SEC_CFG       0x00000080
2197         u8      res1[8];
2198         u32     gpporcr;        /* General-purpose POR configuration */
2199         u8      res2[12];
2200 #if defined(CONFIG_MPC8536)
2201         u32     gencfgr;        /* General Configuration Register */
2202 #define MPC85xx_GENCFGR_SDHC_WP_INV     0x20000000
2203 #else
2204         u32     gpiocr;         /* GPIO control */
2205 #endif
2206         u8      res3[12];
2207 #if defined(CONFIG_MPC8569)
2208         u32     plppar1;        /* Platform port pin assignment 1 */
2209         u32     plppar2;        /* Platform port pin assignment 2 */
2210         u32     plpdir1;        /* Platform port pin direction 1 */
2211         u32     plpdir2;        /* Platform port pin direction 2 */
2212 #else
2213         u32     gpoutdr;        /* General-purpose output data */
2214         u8      res4[12];
2215 #endif
2216         u32     gpindr;         /* General-purpose input data */
2217         u8      res5[12];
2218         u32     pmuxcr;         /* Alt. function signal multiplex control */
2219 #if defined(CONFIG_P1010) || defined(CONFIG_P1014)
2220 #define MPC85xx_PMUXCR_TSEC1_0_1588             0x40000000
2221 #define MPC85xx_PMUXCR_TSEC1_0_RES              0xC0000000
2222 #define MPC85xx_PMUXCR_TSEC1_1_1588_TRIG        0x10000000
2223 #define MPC85xx_PMUXCR_TSEC1_1_GPIO_12          0x20000000
2224 #define MPC85xx_PMUXCR_TSEC1_1_RES              0x30000000
2225 #define MPC85xx_PMUXCR_TSEC1_2_DMA              0x04000000
2226 #define MPC85xx_PMUXCR_TSEC1_2_GPIO             0x08000000
2227 #define MPC85xx_PMUXCR_TSEC1_2_RES              0x0C000000
2228 #define MPC85xx_PMUXCR_TSEC1_3_RES              0x01000000
2229 #define MPC85xx_PMUXCR_TSEC1_3_GPIO_15          0x02000000
2230 #define MPC85xx_PMUXCR_IFC_ADDR16_SDHC          0x00400000
2231 #define MPC85xx_PMUXCR_IFC_ADDR16_USB           0x00800000
2232 #define MPC85xx_PMUXCR_IFC_ADDR16_IFC_CS2       0x00C00000
2233 #define MPC85xx_PMUXCR_IFC_ADDR17_18_SDHC       0x00100000
2234 #define MPC85xx_PMUXCR_IFC_ADDR17_18_USB        0x00200000
2235 #define MPC85xx_PMUXCR_IFC_ADDR17_18_DMA        0x00300000
2236 #define MPC85xx_PMUXCR_IFC_ADDR19_SDHC_DATA     0x00040000
2237 #define MPC85xx_PMUXCR_IFC_ADDR19_USB           0x00080000
2238 #define MPC85xx_PMUXCR_IFC_ADDR19_DMA           0x000C0000
2239 #define MPC85xx_PMUXCR_IFC_ADDR20_21_SDHC_DATA  0x00010000
2240 #define MPC85xx_PMUXCR_IFC_ADDR20_21_USB        0x00020000
2241 #define MPC85xx_PMUXCR_IFC_ADDR20_21_RES        0x00030000
2242 #define MPC85xx_PMUXCR_IFC_ADDR22_SDHC          0x00004000
2243 #define MPC85xx_PMUXCR_IFC_ADDR22_USB           0x00008000
2244 #define MPC85xx_PMUXCR_IFC_ADDR22_RES           0x0000C000
2245 #define MPC85xx_PMUXCR_IFC_ADDR23_SDHC          0x00001000
2246 #define MPC85xx_PMUXCR_IFC_ADDR23_USB           0x00002000
2247 #define MPC85xx_PMUXCR_IFC_ADDR23_RES           0x00003000
2248 #define MPC85xx_PMUXCR_IFC_ADDR24_SDHC          0x00000400
2249 #define MPC85xx_PMUXCR_IFC_ADDR24_USB           0x00000800
2250 #define MPC85xx_PMUXCR_IFC_ADDR24_RES           0x00000C00
2251 #define MPC85xx_PMUXCR_IFC_PAR_PERR_RES         0x00000300
2252 #define MPC85xx_PMUXCR_IFC_PAR_PERR_USB         0x00000200
2253 #define MPC85xx_PMUXCR_LCLK_RES                 0x00000040
2254 #define MPC85xx_PMUXCR_LCLK_USB                 0x00000080
2255 #define MPC85xx_PMUXCR_LCLK_IFC_CS3             0x000000C0
2256 #define MPC85xx_PMUXCR_SPI_RES                  0x00000030
2257 #define MPC85xx_PMUXCR_SPI_GPIO                 0x00000020
2258 #define MPC85xx_PMUXCR_CAN1_UART                0x00000004
2259 #define MPC85xx_PMUXCR_CAN1_TDM                 0x00000008
2260 #define MPC85xx_PMUXCR_CAN1_RES                 0x0000000C
2261 #define MPC85xx_PMUXCR_CAN2_UART                0x00000001
2262 #define MPC85xx_PMUXCR_CAN2_TDM                 0x00000002
2263 #define MPC85xx_PMUXCR_CAN2_RES                 0x00000003
2264 #endif
2265 #if defined(CONFIG_P1017) || defined(CONFIG_P1023)
2266 #define MPC85xx_PMUXCR_TSEC1_1          0x10000000
2267 #else
2268 #define MPC85xx_PMUXCR_SD_DATA          0x80000000
2269 #define MPC85xx_PMUXCR_SDHC_CD          0x40000000
2270 #define MPC85xx_PMUXCR_SDHC_WP          0x20000000
2271 #define MPC85xx_PMUXCR_ELBC_OFF_USB2_ON 0x01000000
2272 #define MPC85xx_PMUXCR_TDM_ENA          0x00800000
2273 #define MPC85xx_PMUXCR_QE0              0x00008000
2274 #define MPC85xx_PMUXCR_QE1              0x00004000
2275 #define MPC85xx_PMUXCR_QE2              0x00002000
2276 #define MPC85xx_PMUXCR_QE3              0x00001000
2277 #define MPC85xx_PMUXCR_QE4              0x00000800
2278 #define MPC85xx_PMUXCR_QE5              0x00000400
2279 #define MPC85xx_PMUXCR_QE6              0x00000200
2280 #define MPC85xx_PMUXCR_QE7              0x00000100
2281 #define MPC85xx_PMUXCR_QE8              0x00000080
2282 #define MPC85xx_PMUXCR_QE9              0x00000040
2283 #define MPC85xx_PMUXCR_QE10             0x00000020
2284 #define MPC85xx_PMUXCR_QE11             0x00000010
2285 #define MPC85xx_PMUXCR_QE12             0x00000008
2286 #endif
2287 #if defined(CONFIG_P1013) || defined(CONFIG_P1022)
2288 #define MPC85xx_PMUXCR_TDM_MASK         0x0001cc00
2289 #define MPC85xx_PMUXCR_TDM              0x00014800
2290 #define MPC85xx_PMUXCR_SPI_MASK         0x00600000
2291 #define MPC85xx_PMUXCR_SPI              0x00000000
2292 #endif
2293 #if defined(CONFIG_BSC9131)
2294 #define MPC85xx_PMUXCR_TSEC2_DMA_GPIO_IRQ       0x40000000
2295 #define MPC85xx_PMUXCR_TSEC2_USB                0xC0000000
2296 #define MPC85xx_PMUXCR_TSEC2_1588_PPS           0x10000000
2297 #define MPC85xx_PMUXCR_TSEC2_1588_RSVD          0x30000000
2298 #define MPC85xx_PMUXCR_IFC_AD_GPIO              0x04000000
2299 #define MPC85xx_PMUXCR_IFC_AD_GPIO_MASK         0x0C000000
2300 #define MPC85xx_PMUXCR_IFC_AD15_GPIO            0x01000000
2301 #define MPC85xx_PMUXCR_IFC_AD15_TIMER2          0x02000000
2302 #define MPC85xx_PMUXCR_IFC_AD16_GPO8            0x00400000
2303 #define MPC85xx_PMUXCR_IFC_AD16_MSRCID0         0x00800000
2304 #define MPC85xx_PMUXCR_IFC_AD17_GPO             0x00100000
2305 #define MPC85xx_PMUXCR_IFC_AD17_GPO_MASK        0x00300000
2306 #define MPC85xx_PMUXCR_IFC_AD17_MSRCID_DSP      0x00200000
2307 #define MPC85xx_PMUXCR_IFC_CS2_GPO65            0x00040000
2308 #define MPC85xx_PMUXCR_IFC_CS2_DSP_TDI          0x00080000
2309 #define MPC85xx_PMUXCR_SDHC_USIM                0x00010000
2310 #define MPC85xx_PMUXCR_SDHC_TDM_RFS_RCK         0x00020000
2311 #define MPC85xx_PMUXCR_SDHC_GPIO77              0x00030000
2312 #define MPC85xx_PMUXCR_SDHC_RESV                0x00004000
2313 #define MPC85xx_PMUXCR_SDHC_TDM_TXD_RXD         0x00008000
2314 #define MPC85xx_PMUXCR_SDHC_GPIO_TIMER4         0x0000C000
2315 #define MPC85xx_PMUXCR_USB_CLK_UART_SIN         0x00001000
2316 #define MPC85xx_PMUXCR_USB_CLK_GPIO69           0x00002000
2317 #define MPC85xx_PMUXCR_USB_CLK_TIMER3           0x00003000
2318 #define MPC85xx_PMUXCR_USB_UART_GPIO0           0x00000400
2319 #define MPC85xx_PMUXCR_USB_RSVD                 0x00000C00
2320 #define MPC85xx_PMUXCR_USB_GPIO62_TRIG_IN       0x00000800
2321 #define MPC85xx_PMUXCR_USB_D1_2_IIC2_SDA_SCL    0x00000100
2322 #define MPC85xx_PMUXCR_USB_D1_2_GPIO71_72       0x00000200
2323 #define MPC85xx_PMUXCR_USB_D1_2_RSVD            0x00000300
2324 #define MPC85xx_PMUXCR_USB_DIR_GPIO2            0x00000040
2325 #define MPC85xx_PMUXCR_USB_DIR_TIMER1           0x00000080
2326 #define MPC85xx_PMUXCR_USB_DIR_MCP_B            0x000000C0
2327 #define MPC85xx_PMUXCR_SPI1_UART3               0x00000010
2328 #define MPC85xx_PMUXCR_SPI1_SIM                 0x00000020
2329 #define MPC85xx_PMUXCR_SPI1_CKSTP_IN_GPO74      0x00000030
2330 #define MPC85xx_PMUXCR_SPI1_CS2_CKSTP_OUT_B     0x00000004
2331 #define MPC85xx_PMUXCR_SPI1_CS2_dbg_adi1_rxen   0x00000008
2332 #define MPC85xx_PMUXCR_SPI1_CS2_GPO75           0x0000000C
2333 #define MPC85xx_PMUXCR_SPI1_CS3_ANT_TCXO_PWM    0x00000001
2334 #define MPC85xx_PMUXCR_SPI1_CS3_dbg_adi2_rxen   0x00000002
2335 #define MPC85xx_PMUXCR_SPI1_CS3_GPO76           0x00000003
2336 #endif
2337 #ifdef CONFIG_BSC9132
2338 #define MPC85xx_PMUXCR0_SIM_SEL_MASK    0x0003b000
2339 #define MPC85xx_PMUXCR0_SIM_SEL         0x00014000
2340 #endif
2341 #if defined(CONFIG_PPC_C29X)
2342 #define MPC85xx_PMUXCR_SPI_MASK                 0x00000300
2343 #define MPC85xx_PMUXCR_SPI                      0x00000000
2344 #define MPC85xx_PMUXCR_SPI_GPIO                 0x00000100
2345 #endif
2346         u32     pmuxcr2;        /* Alt. function signal multiplex control 2 */
2347 #if defined(CONFIG_P1010) || defined(CONFIG_P1014)
2348 #define MPC85xx_PMUXCR2_UART_GPIO               0x40000000
2349 #define MPC85xx_PMUXCR2_UART_TDM                0x80000000
2350 #define MPC85xx_PMUXCR2_UART_RES                0xC0000000
2351 #define MPC85xx_PMUXCR2_IRQ2_TRIG_IN            0x10000000
2352 #define MPC85xx_PMUXCR2_IRQ2_RES                0x30000000
2353 #define MPC85xx_PMUXCR2_IRQ3_SRESET             0x04000000
2354 #define MPC85xx_PMUXCR2_IRQ3_RES                0x0C000000
2355 #define MPC85xx_PMUXCR2_GPIO01_DRVVBUS          0x01000000
2356 #define MPC85xx_PMUXCR2_GPIO01_RES              0x03000000
2357 #define MPC85xx_PMUXCR2_GPIO23_CKSTP            0x00400000
2358 #define MPC85xx_PMUXCR2_GPIO23_RES              0x00800000
2359 #define MPC85xx_PMUXCR2_GPIO23_USB              0x00C00000
2360 #define MPC85xx_PMUXCR2_GPIO4_MCP               0x00100000
2361 #define MPC85xx_PMUXCR2_GPIO4_RES               0x00200000
2362 #define MPC85xx_PMUXCR2_GPIO4_CLK_OUT           0x00300000
2363 #define MPC85xx_PMUXCR2_GPIO5_UDE               0x00040000
2364 #define MPC85xx_PMUXCR2_GPIO5_RES               0x00080000
2365 #define MPC85xx_PMUXCR2_READY_ASLEEP            0x00020000
2366 #define MPC85xx_PMUXCR2_DDR_ECC_MUX             0x00010000
2367 #define MPC85xx_PMUXCR2_DEBUG_PORT_EXPOSE       0x00008000
2368 #define MPC85xx_PMUXCR2_POST_EXPOSE             0x00004000
2369 #define MPC85xx_PMUXCR2_DEBUG_MUX_SEL_USBPHY    0x00002000
2370 #define MPC85xx_PMUXCR2_PLL_LKDT_EXPOSE         0x00001000
2371 #endif
2372 #if defined(CONFIG_P1013) || defined(CONFIG_P1022)
2373 #define MPC85xx_PMUXCR2_ETSECUSB_MASK   0x001f8000
2374 #define MPC85xx_PMUXCR2_USB             0x00150000
2375 #endif
2376 #if defined(CONFIG_BSC9131) || defined(CONFIG_BSC9132)
2377 #if defined(CONFIG_BSC9131)
2378 #define MPC85xx_PMUXCR2_UART_CTS_B0_SIM_PD              0X40000000
2379 #define MPC85xx_PMUXCR2_UART_CTS_B0_DSP_TMS             0X80000000
2380 #define MPC85xx_PMUXCR2_UART_CTS_B0_GPIO42              0xC0000000
2381 #define MPC85xx_PMUXCR2_UART_RTS_B0_PWM2                0x10000000
2382 #define MPC85xx_PMUXCR2_UART_RTS_B0_DSP_TCK             0x20000000
2383 #define MPC85xx_PMUXCR2_UART_RTS_B0_GPIO43              0x30000000
2384 #define MPC85xx_PMUXCR2_UART_CTS_B1_SIM_PD              0x04000000
2385 #define MPC85xx_PMUXCR2_UART_CTS_B1_SRESET_B            0x08000000
2386 #define MPC85xx_PMUXCR2_UART_CTS_B1_GPIO44              0x0C000000
2387 #define MPC85xx_PMUXCR2_UART_RTS_B1_PPS_LED             0x01000000
2388 #define MPC85xx_PMUXCR2_UART_RTS_B1_RSVD                0x02000000
2389 #define MPC85xx_PMUXCR2_UART_RTS_B1_GPIO45              0x03000000
2390 #define MPC85xx_PMUXCR2_TRIG_OUT_ASLEEP                 0x00400000
2391 #define MPC85xx_PMUXCR2_TRIG_OUT_DSP_TRST_B             0x00800000
2392 #define MPC85xx_PMUXCR2_ANT1_TIMER5                     0x00100000
2393 #define MPC85xx_PMUXCR2_ANT1_TSEC_1588                  0x00200000
2394 #define MPC85xx_PMUXCR2_ANT1_GPIO95_19                  0x00300000
2395 #define MPC85xx_PMUXCR2_ANT1_TX_RX_FRAME_MAX3_LOCK      0x00040000
2396 #define MPC85xx_PMUXCR2_ANT1_TX_RX_FRAME_RSVD           0x00080000
2397 #define MPC85xx_PMUXCR2_ANT1_TX_RX_FRAME_GPIO80_20      0x000C0000
2398 #define MPC85xx_PMUXCR2_ANT1_DIO0_3_SPI3_CS0            0x00010000
2399 #define MPC85xx_PMUXCR2_ANT1_DIO0_3_ANT2_DO_3           0x00020000
2400 #define MPC85xx_PMUXCR2_ANT1_DIO0_3_GPIO81_84           0x00030000
2401 #define MPC85xx_PMUXCR2_ANT1_DIO4_7_SPI4                0x00004000
2402 #define MPC85xx_PMUXCR2_ANT1_DIO4_7_ANT2_DO4_7          0x00008000
2403 #define MPC85xx_PMUXCR2_ANT1_DIO4_7_GPIO85_88           0x0000C000
2404 #define MPC85xx_PMUXCR2_ANT1_DIO8_9_MAX2_1_LOCK         0x00001000
2405 #define MPC85xx_PMUXCR2_ANT1_DIO8_9_ANT2_DO8_9          0x00002000
2406 #define MPC85xx_PMUXCR2_ANT1_DIO8_9_GPIO21_22           0x00003000
2407 #define MPC85xx_PMUXCR2_ANT1_DIO10_11_TIMER6_7          0x00000400
2408 #define MPC85xx_PMUXCR2_ANT1_DIO10_11_ANT2_DO10_11      0x00000800
2409 #define MPC85xx_PMUXCR2_ANT1_DIO10_11_GPIO23_24         0x00000C00
2410 #define MPC85xx_PMUXCR2_ANT2_RSVD                       0x00000100
2411 #define MPC85xx_PMUXCR2_ANT2_GPO90_91_DMA               0x00000300
2412 #define MPC85xx_PMUXCR2_ANT2_ENABLE_DIO0_10_USB         0x00000040
2413 #define MPC85xx_PMUXCR2_ANT2_ENABLE_DIO0_10_GPIO        0x000000C0
2414 #define MPC85xx_PMUXCR2_ANT2_DIO11_RSVD                 0x00000010
2415 #define MPC85xx_PMUXCR2_ANT2_DIO11_TIMER8               0x00000020
2416 #define MPC85xx_PMUXCR2_ANT2_DIO11_GPIO61               0x00000030
2417 #define MPC85xx_PMUXCR2_ANT3_AGC_GPO53                  0x00000004
2418 #define MPC85xx_PMUXCR2_ANT3_DO_TDM                     0x00000001
2419 #define MPC85xx_PMUXCR2_ANT3_DO_GPIO46_49               0x00000002
2420 #endif
2421         u32     pmuxcr3;
2422 #if defined(CONFIG_BSC9131)
2423 #define MPC85xx_PMUXCR3_ANT3_DO4_5_TDM                  0x40000000
2424 #define MPC85xx_PMUXCR3_ANT3_DO4_5_GPIO_50_51           0x80000000
2425 #define MPC85xx_PMUXCR3_ANT3_DO6_7_TRIG_IN_SRESET_B     0x10000000
2426 #define MPC85xx_PMUXCR3_ANT3_DO6_7_GPIO_52_53           0x20000000
2427 #define MPC85xx_PMUXCR3_ANT3_DO8_MCP_B                  0x04000000
2428 #define MPC85xx_PMUXCR3_ANT3_DO8_GPIO54                 0x08000000
2429 #define MPC85xx_PMUXCR3_ANT3_DO9_10_CKSTP_IN_OUT        0x01000000
2430 #define MPC85xx_PMUXCR3_ANT3_DO9_10_GPIO55_56           0x02000000
2431 #define MPC85xx_PMUXCR3_ANT3_DO11_IRQ_OUT               0x00400000
2432 #define MPC85xx_PMUXCR3_ANT3_DO11_GPIO57                0x00800000
2433 #define MPC85xx_PMUXCR3_SPI2_CS2_GPO93                  0x00100000
2434 #define MPC85xx_PMUXCR3_SPI2_CS3_GPO94                  0x00040000
2435 #define MPC85xx_PMUXCR3_ANT2_AGC_RSVD                   0x00010000
2436 #define MPC85xx_PMUXCR3_ANT2_GPO89                      0x00030000
2437 #endif
2438 #ifdef CONFIG_BSC9132
2439 #define MPC85xx_PMUXCR3_USB_SEL_MASK    0x0000ff00
2440 #define MPC85xx_PMUXCR3_UART2_SEL       0x00005000
2441 #define MPC85xx_PMUXCR3_UART3_SEL_MASK  0xc0000000
2442 #define MPC85xx_PMUXCR3_UART3_SEL       0x40000000
2443 #endif
2444         u32 pmuxcr4;
2445 #else
2446         u8      res6[8];
2447 #endif
2448         u32     devdisr;        /* Device disable control */
2449 #define MPC85xx_DEVDISR_PCI1            0x80000000
2450 #define MPC85xx_DEVDISR_PCI2            0x40000000
2451 #define MPC85xx_DEVDISR_PCIE            0x20000000
2452 #define MPC85xx_DEVDISR_LBC             0x08000000
2453 #define MPC85xx_DEVDISR_PCIE2           0x04000000
2454 #define MPC85xx_DEVDISR_PCIE3           0x02000000
2455 #define MPC85xx_DEVDISR_SEC             0x01000000
2456 #define MPC85xx_DEVDISR_SRIO            0x00080000
2457 #define MPC85xx_DEVDISR_RMSG            0x00040000
2458 #define MPC85xx_DEVDISR_DDR             0x00010000
2459 #define MPC85xx_DEVDISR_CPU             0x00008000
2460 #define MPC85xx_DEVDISR_CPU0            MPC85xx_DEVDISR_CPU
2461 #define MPC85xx_DEVDISR_TB              0x00004000
2462 #define MPC85xx_DEVDISR_TB0             MPC85xx_DEVDISR_TB
2463 #define MPC85xx_DEVDISR_CPU1            0x00002000
2464 #define MPC85xx_DEVDISR_TB1             0x00001000
2465 #define MPC85xx_DEVDISR_DMA             0x00000400
2466 #define MPC85xx_DEVDISR_TSEC1           0x00000080
2467 #define MPC85xx_DEVDISR_TSEC2           0x00000040
2468 #define MPC85xx_DEVDISR_TSEC3           0x00000020
2469 #define MPC85xx_DEVDISR_TSEC4           0x00000010
2470 #define MPC85xx_DEVDISR_I2C             0x00000004
2471 #define MPC85xx_DEVDISR_DUART           0x00000002
2472         u8      res7[12];
2473         u32     powmgtcsr;      /* Power management status & control */
2474         u8      res8[12];
2475         u32     mcpsumr;        /* Machine check summary */
2476         u8      res9[12];
2477         u32     pvr;            /* Processor version */
2478         u32     svr;            /* System version */
2479         u8      res10[8];
2480         u32     rstcr;          /* Reset control */
2481 #if defined(CONFIG_MPC8568)||defined(CONFIG_MPC8569)
2482         u8      res11a[76];
2483         par_io_t qe_par_io[7];
2484         u8      res11b[1600];
2485 #elif defined(CONFIG_P1012) || defined(CONFIG_P1021) || defined(CONFIG_P1025)
2486         u8      res11a[12];
2487         u32     iovselsr;
2488         u8      res11b[60];
2489         par_io_t qe_par_io[3];
2490         u8      res11c[1496];
2491 #else
2492         u8      res11a[1868];
2493 #endif
2494         u32     clkdvdr;        /* Clock Divide register */
2495         u8      res12[1532];
2496         u32     clkocr;         /* Clock out select */
2497         u8      res13[12];
2498         u32     ddrdllcr;       /* DDR DLL control */
2499         u8      res14[12];
2500         u32     lbcdllcr;       /* LBC DLL control */
2501 #if defined(CONFIG_BSC9131)
2502         u8      res15[12];
2503         u32     halt_req_mask;
2504 #define HALTED_TO_HALT_REQ_MASK_0       0x80000000
2505         u8      res18[232];
2506 #else
2507         u8      res15[248];
2508 #endif
2509         u32     lbiuiplldcr0;   /* LBIU PLL Debug Reg 0 */
2510         u32     lbiuiplldcr1;   /* LBIU PLL Debug Reg 1 */
2511         u32     ddrioovcr;      /* DDR IO Override Control */
2512         u32     tsec12ioovcr;   /* eTSEC 1/2 IO override control */
2513         u32     tsec34ioovcr;   /* eTSEC 3/4 IO override control */
2514         u8      res16[52];
2515         u32     sdhcdcr;        /* SDHC debug control register */
2516         u8      res17[61592];
2517 } ccsr_gur_t;
2518 #endif
2519
2520 #define SDHCDCR_CD_INV          0x80000000 /* invert SDHC card detect */
2521
2522 #ifdef CONFIG_SYS_FSL_QORIQ_CHASSIS2
2523 #define MAX_SERDES 4
2524 #define SRDS_MAX_LANES 8
2525 #define SRDS_MAX_BANK 2
2526 typedef struct serdes_corenet {
2527         struct {
2528                 u32     rstctl; /* Reset Control Register */
2529 #define SRDS_RSTCTL_RST         0x80000000
2530 #define SRDS_RSTCTL_RSTDONE     0x40000000
2531 #define SRDS_RSTCTL_RSTERR      0x20000000
2532 #define SRDS_RSTCTL_SWRST       0x10000000
2533 #define SRDS_RSTCTL_SDEN        0x00000020
2534 #define SRDS_RSTCTL_SDRST_B     0x00000040
2535 #define SRDS_RSTCTL_PLLRST_B    0x00000080
2536 #define SRDS_RSTCTL_RSTERR_SHIFT  29
2537                 u32     pllcr0; /* PLL Control Register 0 */
2538 #define SRDS_PLLCR0_POFF                0x80000000
2539 #define SRDS_PLLCR0_RFCK_SEL_MASK       0x70000000
2540 #define SRDS_PLLCR0_RFCK_SEL_100        0x00000000
2541 #define SRDS_PLLCR0_RFCK_SEL_125        0x10000000
2542 #define SRDS_PLLCR0_RFCK_SEL_156_25     0x20000000
2543 #define SRDS_PLLCR0_RFCK_SEL_150        0x30000000
2544 #define SRDS_PLLCR0_RFCK_SEL_161_13     0x40000000
2545 #define SRDS_PLLCR0_RFCK_SEL_122_88     0x50000000
2546 #define SRDS_PLLCR0_PLL_LCK             0x00800000
2547 #define SRDS_PLLCR0_DCBIAS_OUT_EN      0x02000000
2548 #define SRDS_PLLCR0_FRATE_SEL_MASK      0x000f0000
2549 #define SRDS_PLLCR0_FRATE_SEL_5         0x00000000
2550 #define SRDS_PLLCR0_FRATE_SEL_4_9152    0x00030000
2551 #define SRDS_PLLCR0_FRATE_SEL_3_75      0x00050000
2552 #define SRDS_PLLCR0_FRATE_SEL_5_15      0x00060000
2553 #define SRDS_PLLCR0_FRATE_SEL_4         0x00070000
2554 #define SRDS_PLLCR0_FRATE_SEL_3_125     0x00090000
2555 #define SRDS_PLLCR0_FRATE_SEL_3_0       0x000a0000
2556 #define SRDS_PLLCR0_FRATE_SEL_3_072     0x000c0000
2557 #define SRDS_PLLCR0_DCBIAS_OVRD         0x000000F0
2558 #define SRDS_PLLCR0_DCBIAS_OVRD_SHIFT   4
2559                 u32     pllcr1; /* PLL Control Register 1 */
2560 #define SRDS_PLLCR1_BCAP_EN             0x20000000
2561 #define SRDS_PLLCR1_BCAP_OVD            0x10000000
2562 #define SRDS_PLLCR1_PLL_FCAP            0x001F8000
2563 #define SRDS_PLLCR1_PLL_FCAP_SHIFT      15
2564 #define SRDS_PLLCR1_PLL_BWSEL           0x08000000
2565 #define SRDS_PLLCR1_BYP_CAL             0x02000000
2566                 u32     pllsr2; /* At 0x00c, PLL Status Register 2 */
2567 #define SRDS_PLLSR2_BCAP_EN             0x00800000
2568 #define SRDS_PLLSR2_BCAP_EN_SHIFT       23
2569 #define SRDS_PLLSR2_FCAP                0x003F0000
2570 #define SRDS_PLLSR2_FCAP_SHIFT          16
2571 #define SRDS_PLLSR2_DCBIAS              0x000F0000
2572 #define SRDS_PLLSR2_DCBIAS_SHIFT        16
2573                 u32     pllcr3;
2574                 u32     pllcr4;
2575                 u8      res_18[0x20-0x18];
2576         } bank[2];
2577         u8      res_40[0x90-0x40];
2578         u32     srdstcalcr;     /* 0x90 TX Calibration Control */
2579         u8      res_94[0xa0-0x94];
2580         u32     srdsrcalcr;     /* 0xa0 RX Calibration Control */
2581         u8      res_a4[0xb0-0xa4];
2582         u32     srdsgr0;        /* 0xb0 General Register 0 */
2583         u8      res_b4[0xe0-0xb4];
2584         u32     srdspccr0;      /* 0xe0 Protocol Converter Config 0 */
2585         u32     srdspccr1;      /* 0xe4 Protocol Converter Config 1 */
2586         u32     srdspccr2;      /* 0xe8 Protocol Converter Config 2 */
2587         u32     srdspccr3;      /* 0xec Protocol Converter Config 3 */
2588         u32     srdspccr4;      /* 0xf0 Protocol Converter Config 4 */
2589         u8      res_f4[0x100-0xf4];
2590         struct {
2591                 u32     lnpssr; /* 0x100, 0x120, ..., 0x1e0 */
2592                 u8      res_104[0x120-0x104];
2593         } srdslnpssr[8];
2594         u8      res_200[0x800-0x200];
2595         struct {
2596                 u32     gcr0;   /* 0x800 General Control Register 0 */
2597                 u32     gcr1;   /* 0x804 General Control Register 1 */
2598                 u32     gcr2;   /* 0x808 General Control Register 2 */
2599                 u32     res_80c;
2600                 u32     recr0;  /* 0x810 Receive Equalization Control */
2601                 u32     res_814;
2602                 u32     tecr0;  /* 0x818 Transmit Equalization Control */
2603                 u32     res_81c;
2604                 u32     ttlcr0; /* 0x820 Transition Tracking Loop Ctrl 0 */
2605                 u8      res_824[0x840-0x824];
2606         } lane[8];      /* Lane A, B, C, D, E, F, G, H */
2607         u8      res_a00[0x1000-0xa00];  /* from 0xa00 to 0xfff */
2608 } serdes_corenet_t;
2609
2610 #else /* CONFIG_SYS_FSL_QORIQ_CHASSIS2 */
2611
2612 #define SRDS_MAX_LANES          18
2613 #define SRDS_MAX_BANK           3
2614 typedef struct serdes_corenet {
2615         struct {
2616                 u32     rstctl; /* Reset Control Register */
2617 #define SRDS_RSTCTL_RST         0x80000000
2618 #define SRDS_RSTCTL_RSTDONE     0x40000000
2619 #define SRDS_RSTCTL_RSTERR      0x20000000
2620 #define SRDS_RSTCTL_SDPD        0x00000020
2621                 u32     pllcr0; /* PLL Control Register 0 */
2622 #define SRDS_PLLCR0_RFCK_SEL_MASK       0x70000000
2623 #define SRDS_PLLCR0_PVCOCNT_EN          0x02000000
2624 #define SRDS_PLLCR0_RFCK_SEL_100        0x00000000
2625 #define SRDS_PLLCR0_RFCK_SEL_125        0x10000000
2626 #define SRDS_PLLCR0_RFCK_SEL_156_25     0x20000000
2627 #define SRDS_PLLCR0_RFCK_SEL_150        0x30000000
2628 #define SRDS_PLLCR0_RFCK_SEL_161_13     0x40000000
2629 #define SRDS_PLLCR0_FRATE_SEL_MASK      0x00030000
2630 #define SRDS_PLLCR0_FRATE_SEL_5         0x00000000
2631 #define SRDS_PLLCR0_FRATE_SEL_6_25      0x00010000
2632                 u32     pllcr1; /* PLL Control Register 1 */
2633 #define SRDS_PLLCR1_PLL_BWSEL   0x08000000
2634                 u32     res[5];
2635         } bank[3];
2636         u32     res1[12];
2637         u32     srdstcalcr;     /* TX Calibration Control */
2638         u32     res2[3];
2639         u32     srdsrcalcr;     /* RX Calibration Control */
2640         u32     res3[3];
2641         u32     srdsgr0;        /* General Register 0 */
2642         u32     res4[11];
2643         u32     srdspccr0;      /* Protocol Converter Config 0 */
2644         u32     srdspccr1;      /* Protocol Converter Config 1 */
2645         u32     srdspccr2;      /* Protocol Converter Config 2 */
2646 #define SRDS_PCCR2_RST_XGMII1           0x00800000
2647 #define SRDS_PCCR2_RST_XGMII2           0x00400000
2648         u32     res5[197];
2649         struct serdes_lane {
2650                 u32     gcr0;   /* General Control Register 0 */
2651 #define SRDS_GCR0_RRST                  0x00400000
2652 #define SRDS_GCR0_1STLANE               0x00010000
2653 #define SRDS_GCR0_UOTHL                 0x00100000
2654                 u32     gcr1;   /* General Control Register 1 */
2655 #define SRDS_GCR1_REIDL_CTL_MASK        0x001f0000
2656 #define SRDS_GCR1_REIDL_CTL_PCIE        0x00100000
2657 #define SRDS_GCR1_REIDL_CTL_SRIO        0x00000000
2658 #define SRDS_GCR1_REIDL_CTL_SGMII       0x00040000
2659 #define SRDS_GCR1_OPAD_CTL              0x04000000
2660                 u32     res1[4];
2661                 u32     tecr0;  /* TX Equalization Control Reg 0 */
2662 #define SRDS_TECR0_TEQ_TYPE_MASK        0x30000000
2663 #define SRDS_TECR0_TEQ_TYPE_2LVL        0x10000000
2664                 u32     res3;
2665                 u32     ttlcr0; /* Transition Tracking Loop Ctrl 0 */
2666 #define SRDS_TTLCR0_FLT_SEL_MASK        0x3f000000
2667 #define SRDS_TTLCR0_FLT_SEL_KFR_26      0x10000000
2668 #define SRDS_TTLCR0_FLT_SEL_KPH_28      0x08000000
2669 #define SRDS_TTLCR0_FLT_SEL_750PPM      0x03000000
2670 #define SRDS_TTLCR0_PM_DIS              0x00004000
2671 #define SRDS_TTLCR0_FREQOVD_EN          0x00000001
2672                 u32     res4[7];
2673         } lane[24];
2674         u32 res6[384];
2675 } serdes_corenet_t;
2676 #endif /* CONFIG_SYS_FSL_QORIQ_CHASSIS2 */
2677
2678 enum {
2679         FSL_SRDS_B1_LANE_A = 0,
2680         FSL_SRDS_B1_LANE_B = 1,
2681         FSL_SRDS_B1_LANE_C = 2,
2682         FSL_SRDS_B1_LANE_D = 3,
2683         FSL_SRDS_B1_LANE_E = 4,
2684         FSL_SRDS_B1_LANE_F = 5,
2685         FSL_SRDS_B1_LANE_G = 6,
2686         FSL_SRDS_B1_LANE_H = 7,
2687         FSL_SRDS_B1_LANE_I = 8,
2688         FSL_SRDS_B1_LANE_J = 9,
2689         FSL_SRDS_B2_LANE_A = 16,
2690         FSL_SRDS_B2_LANE_B = 17,
2691         FSL_SRDS_B2_LANE_C = 18,
2692         FSL_SRDS_B2_LANE_D = 19,
2693         FSL_SRDS_B3_LANE_A = 20,
2694         FSL_SRDS_B3_LANE_B = 21,
2695         FSL_SRDS_B3_LANE_C = 22,
2696         FSL_SRDS_B3_LANE_D = 23,
2697 };
2698
2699 typedef struct ccsr_qman {
2700 #ifdef CONFIG_SYS_FSL_QMAN_V3
2701         u8      res0[0x200];
2702 #else
2703         struct {
2704                 u32     qcsp_lio_cfg;   /* 0x0 - SW Portal n LIO cfg */
2705                 u32     qcsp_io_cfg;    /* 0x4 - SW Portal n IO cfg */
2706                 u32     res;
2707                 u32     qcsp_dd_cfg;    /* 0xc - SW Portal n Dynamic Debug cfg */
2708         } qcsp[32];
2709 #endif
2710         /* Not actually reserved, but irrelevant to u-boot */
2711         u8      res[0xbf8 - 0x200];
2712         u32     ip_rev_1;
2713         u32     ip_rev_2;
2714         u32     fqd_bare;       /* FQD Extended Base Addr Register */
2715         u32     fqd_bar;        /* FQD Base Addr Register */
2716         u8      res1[0x8];
2717         u32     fqd_ar;         /* FQD Attributes Register */
2718         u8      res2[0xc];
2719         u32     pfdr_bare;      /* PFDR Extended Base Addr Register */
2720         u32     pfdr_bar;       /* PFDR Base Addr Register */
2721         u8      res3[0x8];
2722         u32     pfdr_ar;        /* PFDR Attributes Register */
2723         u8      res4[0x4c];
2724         u32     qcsp_bare;      /* QCSP Extended Base Addr Register */
2725         u32     qcsp_bar;       /* QCSP Base Addr Register */
2726         u8      res5[0x78];
2727         u32     ci_sched_cfg;   /* Initiator Scheduling Configuration */
2728         u32     srcidr;         /* Source ID Register */
2729         u32     liodnr;         /* LIODN Register */
2730         u8      res6[4];
2731         u32     ci_rlm_cfg;     /* Initiator Read Latency Monitor Cfg */
2732         u32     ci_rlm_avg;     /* Initiator Read Latency Monitor Avg */
2733         u8      res7[0x2e8];
2734 #ifdef CONFIG_SYS_FSL_QMAN_V3
2735         struct {
2736                 u32     qcsp_lio_cfg;   /* 0x0 - SW Portal n LIO cfg */
2737                 u32     qcsp_io_cfg;    /* 0x4 - SW Portal n IO cfg */
2738                 u32     res;
2739                 u32     qcsp_dd_cfg;    /* 0xc - SW Portal n Dynamic Debug cfg*/
2740         } qcsp[50];
2741 #endif
2742 } ccsr_qman_t;
2743
2744 typedef struct ccsr_bman {
2745         /* Not actually reserved, but irrelevant to u-boot */
2746         u8      res[0xbf8];
2747         u32     ip_rev_1;
2748         u32     ip_rev_2;
2749         u32     fbpr_bare;      /* FBPR Extended Base Addr Register */
2750         u32     fbpr_bar;       /* FBPR Base Addr Register */
2751         u8      res1[0x8];
2752         u32     fbpr_ar;        /* FBPR Attributes Register */
2753         u8      res2[0xf0];
2754         u32     srcidr;         /* Source ID Register */
2755         u32     liodnr;         /* LIODN Register */
2756         u8      res7[0x2f4];
2757 } ccsr_bman_t;
2758
2759 typedef struct ccsr_pme {
2760         u8      res0[0x804];
2761         u32     liodnbr;        /* LIODN Base Register */
2762         u8      res1[0x1f8];
2763         u32     srcidr;         /* Source ID Register */
2764         u8      res2[8];
2765         u32     liodnr;         /* LIODN Register */
2766         u8      res3[0x1e8];
2767         u32     pm_ip_rev_1;    /* PME IP Block Revision Reg 1*/
2768         u32     pm_ip_rev_2;    /* PME IP Block Revision Reg 1*/
2769         u8      res4[0x400];
2770 } ccsr_pme_t;
2771
2772 #ifdef CONFIG_SYS_FSL_RAID_ENGINE
2773 struct ccsr_raide {
2774         u8      res0[0x543];
2775         u32     liodnbr;                        /* LIODN Base Register */
2776         u8      res1[0xab8];
2777         struct {
2778                 struct {
2779                         u32     cfg0;           /* cfg register 0 */
2780                         u32     cfg1;           /* cfg register 1 */
2781                         u8      res1[0x3f8];
2782                 } ring[2];
2783                 u8      res[0x800];
2784         } jq[2];
2785 };
2786 #endif
2787
2788 #ifdef CONFIG_SYS_DPAA_RMAN
2789 struct ccsr_rman {
2790         u8      res0[0xf64];
2791         u32     mmliodnbr;      /* Message Manager LIODN Base Register */
2792         u32     mmitar;         /* RMAN Inbound Translation Address Register */
2793         u32     mmitdr;         /* RMAN Inbound Translation Data Register */
2794         u8      res4[0x1f090];
2795 };
2796 #endif
2797
2798 #ifdef CONFIG_SYS_PMAN
2799 struct ccsr_pman {
2800         u8      res_00[0x40];
2801         u32     poes1;          /* PMAN Operation Error Status Register 1 */
2802         u32     poes2;          /* PMAN Operation Error Status Register 2 */
2803         u32     poeah;          /* PMAN Operation Error Address High */
2804         u32     poeal;          /* PMAN Operation Error Address Low */
2805         u8      res_50[0x50];
2806         u32     pr1;            /* PMAN Revision Register 1 */
2807         u32     pr2;            /* PMAN Revision Register 2 */
2808         u8      res_a8[0x8];
2809         u32     pcap;           /* PMAN Capabilities Register */
2810         u8      res_b4[0xc];
2811         u32     pc1;            /* PMAN Control Register 1 */
2812         u32     pc2;            /* PMAN Control Register 2 */
2813         u32     pc3;            /* PMAN Control Register 3 */
2814         u32     pc4;            /* PMAN Control Register 4 */
2815         u32     pc5;            /* PMAN Control Register 5 */
2816         u32     pc6;            /* PMAN Control Register 6 */
2817         u8      res_d8[0x8];
2818         u32     ppa1;           /* PMAN Prefetch Attributes Register 1 */
2819         u32     ppa2;           /* PMAN Prefetch Attributes Register 2 */
2820         u8      res_e8[0x8];
2821         u32     pics;           /* PMAN Interrupt Control and Status */
2822         u8      res_f4[0xf0c];
2823 };
2824 #endif
2825 #ifdef CONFIG_SYS_FSL_SFP_VER_3_0
2826 struct ccsr_sfp_regs {
2827         u32 ospr;               /* 0x200 */
2828         u32 reserved0[14];
2829         u32 srk_hash[8];        /* 0x23c Super Root Key Hash */
2830         u32 oem_uid;            /* 0x9c OEM Unique ID */
2831         u8 reserved2[0x04];
2832         u32 ovpr;                       /* 0xA4  Intent To Secure */
2833         u8 reserved4[0x08];
2834         u32 fsl_uid;            /* 0xB0  FSL Unique ID */
2835         u8 reserved5[0x04];
2836         u32 fsl_spfr0;          /* Scratch Pad Fuse Register 0 */
2837         u32 fsl_spfr1;          /* Scratch Pad Fuse Register 1 */
2838 };
2839 #endif
2840
2841 #ifdef CONFIG_FSL_CORENET
2842 #define CONFIG_SYS_FSL_CORENET_CCM_OFFSET       0x0000
2843 #ifdef CONFIG_SYS_PMAN
2844 #define CONFIG_SYS_FSL_CORENET_PMAN1_OFFSET     0x4000
2845 #define CONFIG_SYS_FSL_CORENET_PMAN2_OFFSET     0x5000
2846 #define CONFIG_SYS_FSL_CORENET_PMAN3_OFFSET     0x6000
2847 #endif
2848 #define CONFIG_SYS_MPC8xxx_DDR_OFFSET           0x8000
2849 #define CONFIG_SYS_MPC8xxx_DDR2_OFFSET          0x9000
2850 #define CONFIG_SYS_MPC8xxx_DDR3_OFFSET          0xA000
2851 #define CONFIG_SYS_FSL_CORENET_CLK_OFFSET       0xE1000
2852 #define CONFIG_SYS_FSL_CORENET_RCPM_OFFSET      0xE2000
2853 #ifdef CONFIG_SYS_FSL_SFP_VER_3_0
2854 /* In SFPv3, OSPR register is now at offset 0x200.
2855  *  * So directly mapping sfp register map to this address */
2856 #define CONFIG_SYS_OSPR_OFFSET                  0x200
2857 #define CONFIG_SYS_SFP_OFFSET            (0xE8000 + CONFIG_SYS_OSPR_OFFSET)
2858 #else
2859 #define CONFIG_SYS_SFP_OFFSET                   0xE8000
2860 #endif
2861 #define CONFIG_SYS_FSL_CORENET_SERDES_OFFSET    0xEA000
2862 #define CONFIG_SYS_FSL_CORENET_SERDES2_OFFSET   0xEB000
2863 #define CONFIG_SYS_FSL_CORENET_SERDES3_OFFSET   0xEC000
2864 #define CONFIG_SYS_FSL_CORENET_SERDES4_OFFSET   0xED000
2865 #define CONFIG_SYS_FSL_CPC_OFFSET               0x10000
2866 #define CONFIG_SYS_FSL_SCFG_OFFSET              0xFC000
2867 #define CONFIG_SYS_MPC85xx_DMA1_OFFSET          0x100000
2868 #define CONFIG_SYS_MPC85xx_DMA2_OFFSET          0x101000
2869 #define CONFIG_SYS_MPC85xx_DMA3_OFFSET          0x102000
2870 #define CONFIG_SYS_MPC85xx_DMA_OFFSET           CONFIG_SYS_MPC85xx_DMA1_OFFSET
2871 #define CONFIG_SYS_MPC85xx_ESPI_OFFSET          0x110000
2872 #define CONFIG_SYS_MPC85xx_ESDHC_OFFSET         0x114000
2873 #define CONFIG_SYS_MPC85xx_LBC_OFFSET           0x124000
2874 #define CONFIG_SYS_MPC85xx_IFC_OFFSET           0x124000
2875 #define CONFIG_SYS_MPC85xx_GPIO_OFFSET          0x130000
2876 #define CONFIG_SYS_MPC85xx_TDM_OFFSET           0x185000
2877 #define CONFIG_SYS_MPC85xx_QE_OFFSET            0x140000
2878 #define CONFIG_SYS_FSL_CORENET_RMAN_OFFSET      0x1e0000
2879 #if defined(CONFIG_SYS_FSL_QORIQ_CHASSIS2) && !defined(CONFIG_PPC_B4860)\
2880         && !defined(CONFIG_PPC_B4420)
2881 #define CONFIG_SYS_MPC85xx_PCIE1_OFFSET         0x240000
2882 #define CONFIG_SYS_MPC85xx_PCIE2_OFFSET         0x250000
2883 #define CONFIG_SYS_MPC85xx_PCIE3_OFFSET         0x260000
2884 #define CONFIG_SYS_MPC85xx_PCIE4_OFFSET         0x270000
2885 #else
2886 #define CONFIG_SYS_MPC85xx_PCIE1_OFFSET         0x200000
2887 #define CONFIG_SYS_MPC85xx_PCIE2_OFFSET         0x201000
2888 #define CONFIG_SYS_MPC85xx_PCIE3_OFFSET         0x202000
2889 #define CONFIG_SYS_MPC85xx_PCIE4_OFFSET         0x203000
2890 #endif
2891 #define CONFIG_SYS_MPC85xx_USB1_OFFSET          0x210000
2892 #define CONFIG_SYS_MPC85xx_USB2_OFFSET          0x211000
2893 #define CONFIG_SYS_MPC85xx_USB1_PHY_OFFSET 0x214000
2894 #define CONFIG_SYS_MPC85xx_USB2_PHY_OFFSET 0x214100
2895 #define CONFIG_SYS_MPC85xx_SATA1_OFFSET         0x220000
2896 #define CONFIG_SYS_MPC85xx_SATA2_OFFSET         0x221000
2897 #define CONFIG_SYS_FSL_SEC_OFFSET               0x300000
2898 #define CONFIG_SYS_FSL_JR0_OFFSET               0x301000
2899 #define CONFIG_SYS_FSL_CORENET_PME_OFFSET       0x316000
2900 #define CONFIG_SYS_FSL_QMAN_OFFSET              0x318000
2901 #define CONFIG_SYS_FSL_BMAN_OFFSET              0x31a000
2902 #define CONFIG_SYS_FSL_RAID_ENGINE_OFFSET       0x320000
2903 #define CONFIG_SYS_FSL_FM1_OFFSET               0x400000
2904 #define CONFIG_SYS_FSL_FM1_RX0_1G_OFFSET        0x488000
2905 #define CONFIG_SYS_FSL_FM1_RX1_1G_OFFSET        0x489000
2906 #define CONFIG_SYS_FSL_FM1_RX2_1G_OFFSET        0x48a000
2907 #define CONFIG_SYS_FSL_FM1_RX3_1G_OFFSET        0x48b000
2908 #define CONFIG_SYS_FSL_FM1_RX4_1G_OFFSET        0x48c000
2909 #define CONFIG_SYS_FSL_FM1_RX5_1G_OFFSET        0x48d000
2910 #define CONFIG_SYS_FSL_FM1_RX0_10G_OFFSET       0x490000
2911 #define CONFIG_SYS_FSL_FM1_RX1_10G_OFFSET       0x491000
2912 #define CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET        0x4e0000
2913 #define CONFIG_SYS_FSL_FM2_OFFSET               0x500000
2914 #define CONFIG_SYS_FSL_FM2_RX0_1G_OFFSET        0x588000
2915 #define CONFIG_SYS_FSL_FM2_RX1_1G_OFFSET        0x589000
2916 #define CONFIG_SYS_FSL_FM2_RX2_1G_OFFSET        0x58a000
2917 #define CONFIG_SYS_FSL_FM2_RX3_1G_OFFSET        0x58b000
2918 #define CONFIG_SYS_FSL_FM2_RX4_1G_OFFSET        0x58c000
2919 #define CONFIG_SYS_FSL_FM2_RX5_1G_OFFSET        0x58d000
2920 #define CONFIG_SYS_FSL_FM2_RX0_10G_OFFSET       0x590000
2921 #define CONFIG_SYS_FSL_FM2_RX1_10G_OFFSET       0x591000
2922 #define CONFIG_SYS_FSL_CLUSTER_1_L2_OFFSET      0xC20000
2923 #else
2924 #define CONFIG_SYS_MPC85xx_ECM_OFFSET           0x0000
2925 #define CONFIG_SYS_MPC8xxx_DDR_OFFSET           0x2000
2926 #define CONFIG_SYS_MPC85xx_LBC_OFFSET           0x5000
2927 #define CONFIG_SYS_MPC8xxx_DDR2_OFFSET          0x6000
2928 #define CONFIG_SYS_MPC85xx_ESPI_OFFSET          0x7000
2929 #define CONFIG_SYS_MPC85xx_PCI1_OFFSET          0x8000
2930 #define CONFIG_SYS_MPC85xx_PCIX_OFFSET          0x8000
2931 #define CONFIG_SYS_MPC85xx_PCI2_OFFSET          0x9000
2932 #define CONFIG_SYS_MPC85xx_PCIX2_OFFSET         0x9000
2933 #define CONFIG_SYS_MPC85xx_PCIE1_OFFSET         0xa000
2934 #define CONFIG_SYS_MPC85xx_PCIE2_OFFSET         0x9000
2935 #if defined(CONFIG_MPC8572) || defined(CONFIG_P2020)
2936 #define CONFIG_SYS_MPC85xx_PCIE3_OFFSET         0x8000
2937 #else
2938 #define CONFIG_SYS_MPC85xx_PCIE3_OFFSET         0xb000
2939 #endif
2940 #define CONFIG_SYS_MPC85xx_GPIO_OFFSET          0xF000
2941 #define CONFIG_SYS_MPC85xx_SATA1_OFFSET         0x18000
2942 #define CONFIG_SYS_MPC85xx_SATA2_OFFSET         0x19000
2943 #define CONFIG_SYS_MPC85xx_IFC_OFFSET           0x1e000
2944 #define CONFIG_SYS_MPC85xx_L2_OFFSET            0x20000
2945 #define CONFIG_SYS_MPC85xx_DMA_OFFSET           0x21000
2946 #define CONFIG_SYS_MPC85xx_USB1_OFFSET          0x22000
2947 #define CONFIG_SYS_MPC85xx_USB2_OFFSET          0x23000
2948 #ifdef CONFIG_TSECV2
2949 #define CONFIG_SYS_TSEC1_OFFSET                 0xB0000
2950 #elif defined(CONFIG_TSECV2_1)
2951 #define CONFIG_SYS_TSEC1_OFFSET                 0x10000
2952 #else
2953 #define CONFIG_SYS_TSEC1_OFFSET                 0x24000
2954 #endif
2955 #define CONFIG_SYS_MDIO1_OFFSET                 0x24000
2956 #define CONFIG_SYS_MPC85xx_ESDHC_OFFSET         0x2e000
2957 #if defined(CONFIG_PPC_C29X)
2958 #define CONFIG_SYS_FSL_SEC_OFFSET               0x80000
2959 #define CONFIG_SYS_FSL_JR0_OFFSET               0x81000
2960 #else
2961 #define CONFIG_SYS_FSL_SEC_OFFSET               0x30000
2962 #define CONFIG_SYS_FSL_JR0_OFFSET               0x31000
2963 #endif
2964 #define CONFIG_SYS_MPC85xx_SERDES2_OFFSET       0xE3100
2965 #define CONFIG_SYS_MPC85xx_SERDES1_OFFSET       0xE3000
2966 #define CONFIG_SYS_SNVS_OFFSET                  0xE6000
2967 #define CONFIG_SYS_SFP_OFFSET                   0xE7000
2968 #define CONFIG_SYS_MPC85xx_CPM_OFFSET           0x80000
2969 #define CONFIG_SYS_FSL_QMAN_OFFSET              0x88000
2970 #define CONFIG_SYS_FSL_BMAN_OFFSET              0x8a000
2971 #define CONFIG_SYS_FSL_FM1_OFFSET               0x100000
2972 #define CONFIG_SYS_FSL_FM1_RX0_1G_OFFSET        0x188000
2973 #define CONFIG_SYS_FSL_FM1_RX1_1G_OFFSET        0x189000
2974 #define CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET        0x1e0000
2975 #endif
2976
2977 #define CONFIG_SYS_MPC85xx_PIC_OFFSET           0x40000
2978 #define CONFIG_SYS_MPC85xx_GUTS_OFFSET          0xE0000
2979 #define CONFIG_SYS_FSL_SRIO_OFFSET              0xC0000
2980
2981 #if defined(CONFIG_BSC9132)
2982 #define CONFIG_SYS_FSL_DSP_CCSR_DDR_OFFSET      0x10000
2983 #define CONFIG_SYS_FSL_DSP_CCSR_DDR_ADDR \
2984         (CONFIG_SYS_FSL_DSP_CCSRBAR + CONFIG_SYS_FSL_DSP_CCSR_DDR_OFFSET)
2985 #endif
2986
2987 #define CONFIG_SYS_FSL_CPC_ADDR \
2988         (CONFIG_SYS_CCSRBAR + CONFIG_SYS_FSL_CPC_OFFSET)
2989 #define CONFIG_SYS_FSL_SCFG_ADDR        \
2990         (CONFIG_SYS_CCSRBAR + CONFIG_SYS_FSL_SCFG_OFFSET)
2991 #define CONFIG_SYS_FSL_SCFG_PIXCLK_ADDR \
2992         (CONFIG_SYS_FSL_SCFG_ADDR + CONFIG_SYS_FSL_SCFG_PIXCLKCR_OFFSET)
2993 #define CONFIG_SYS_FSL_QMAN_ADDR \
2994         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_QMAN_OFFSET)
2995 #define CONFIG_SYS_FSL_BMAN_ADDR \
2996         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_BMAN_OFFSET)
2997 #define CONFIG_SYS_FSL_CORENET_PME_ADDR \
2998         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_PME_OFFSET)
2999 #define CONFIG_SYS_FSL_RAID_ENGINE_ADDR \
3000         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_RAID_ENGINE_OFFSET)
3001 #define CONFIG_SYS_FSL_CORENET_RMAN_ADDR \
3002         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_RMAN_OFFSET)
3003 #define CONFIG_SYS_MPC85xx_GUTS_ADDR \
3004         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_GUTS_OFFSET)
3005 #define CONFIG_SYS_FSL_CORENET_CCM_ADDR \
3006         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_CCM_OFFSET)
3007 #define CONFIG_SYS_FSL_CORENET_CLK_ADDR \
3008         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_CLK_OFFSET)
3009 #define CONFIG_SYS_FSL_CORENET_RCPM_ADDR \
3010         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_RCPM_OFFSET)
3011 #define CONFIG_SYS_MPC85xx_ECM_ADDR \
3012         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ECM_OFFSET)
3013 #define CONFIG_SYS_FSL_DDR_ADDR \
3014         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR_OFFSET)
3015 #define CONFIG_SYS_FSL_DDR2_ADDR \
3016         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR2_OFFSET)
3017 #define CONFIG_SYS_FSL_DDR3_ADDR \
3018         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC8xxx_DDR3_OFFSET)
3019 #define CONFIG_SYS_LBC_ADDR \
3020         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_LBC_OFFSET)
3021 #define CONFIG_SYS_IFC_ADDR \
3022         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_IFC_OFFSET)
3023 #define CONFIG_SYS_MPC85xx_ESPI_ADDR \
3024         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESPI_OFFSET)
3025 #define CONFIG_SYS_MPC85xx_PCIX_ADDR \
3026         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX_OFFSET)
3027 #define CONFIG_SYS_MPC85xx_PCIX2_ADDR \
3028         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIX2_OFFSET)
3029 #define CONFIG_SYS_MPC85xx_GPIO_ADDR \
3030         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_GPIO_OFFSET)
3031 #define CONFIG_SYS_MPC85xx_SATA1_ADDR \
3032         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SATA1_OFFSET)
3033 #define CONFIG_SYS_MPC85xx_SATA2_ADDR \
3034         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SATA2_OFFSET)
3035 #define CONFIG_SYS_MPC85xx_L2_ADDR \
3036         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_L2_OFFSET)
3037 #define CONFIG_SYS_MPC85xx_DMA_ADDR \
3038         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_DMA_OFFSET)
3039 #define CONFIG_SYS_MPC85xx_ESDHC_ADDR \
3040         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_ESDHC_OFFSET)
3041 #define CONFIG_SYS_MPC8xxx_PIC_ADDR \
3042         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PIC_OFFSET)
3043 #define CONFIG_SYS_MPC85xx_CPM_ADDR \
3044         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_CPM_OFFSET)
3045 #define CONFIG_SYS_MPC85xx_SERDES1_ADDR \
3046         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SERDES1_OFFSET)
3047 #define CONFIG_SYS_MPC85xx_SERDES2_ADDR \
3048         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SERDES2_OFFSET)
3049 #define CONFIG_SYS_FSL_CORENET_SERDES_ADDR \
3050         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES_OFFSET)
3051 #define CONFIG_SYS_FSL_CORENET_SERDES2_ADDR \
3052         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES2_OFFSET)
3053 #define CONFIG_SYS_FSL_CORENET_SERDES3_ADDR \
3054         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES3_OFFSET)
3055 #define CONFIG_SYS_FSL_CORENET_SERDES4_ADDR \
3056         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CORENET_SERDES4_OFFSET)
3057 #define CONFIG_SYS_MPC85xx_USB1_ADDR \
3058         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB1_OFFSET)
3059 #define CONFIG_SYS_MPC85xx_USB2_ADDR \
3060         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB2_OFFSET)
3061 #define CONFIG_SYS_MPC85xx_USB1_PHY_ADDR \
3062         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB1_PHY_OFFSET)
3063 #define CONFIG_SYS_MPC85xx_USB2_PHY_ADDR \
3064         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_USB2_PHY_OFFSET)
3065 #define CONFIG_SYS_FSL_SEC_ADDR \
3066         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_SEC_OFFSET)
3067 #define CONFIG_SYS_FSL_JR0_ADDR \
3068         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_JR0_OFFSET)
3069 #define CONFIG_SYS_FSL_FM1_ADDR \
3070         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM1_OFFSET)
3071 #define CONFIG_SYS_FSL_FM1_DTSEC1_ADDR \
3072         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET)
3073 #define CONFIG_SYS_FSL_FM2_ADDR \
3074         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_FM2_OFFSET)
3075 #define CONFIG_SYS_FSL_SRIO_ADDR \
3076         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_SRIO_OFFSET)
3077
3078 #define CONFIG_SYS_PCI1_ADDR \
3079         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCI1_OFFSET)
3080 #define CONFIG_SYS_PCI2_ADDR \
3081         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCI2_OFFSET)
3082 #define CONFIG_SYS_PCIE1_ADDR \
3083         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE1_OFFSET)
3084 #define CONFIG_SYS_PCIE2_ADDR \
3085         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE2_OFFSET)
3086 #define CONFIG_SYS_PCIE3_ADDR \
3087         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE3_OFFSET)
3088 #define CONFIG_SYS_PCIE4_ADDR \
3089         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_PCIE4_OFFSET)
3090
3091 #define CONFIG_SYS_SFP_ADDR  \
3092         (CONFIG_SYS_IMMR + CONFIG_SYS_SFP_OFFSET)
3093
3094 #define TSEC_BASE_ADDR          (CONFIG_SYS_IMMR + CONFIG_SYS_TSEC1_OFFSET)
3095 #define MDIO_BASE_ADDR          (CONFIG_SYS_IMMR + CONFIG_SYS_MDIO1_OFFSET)
3096
3097 #ifdef CONFIG_SYS_FSL_QORIQ_CHASSIS2
3098 struct ccsr_cluster_l2 {
3099         u32 l2csr0;     /* 0x000 L2 cache control and status register 0 */
3100         u32 l2csr1;     /* 0x004 L2 cache control and status register 1 */
3101         u32 l2cfg0;     /* 0x008 L2 cache configuration register 0 */
3102         u8  res_0c[500];/* 0x00c - 0x1ff */
3103         u32 l2pir0;     /* 0x200 L2 cache partitioning ID register 0 */
3104         u8  res_204[4];
3105         u32 l2par0;     /* 0x208 L2 cache partitioning allocation register 0 */
3106         u32 l2pwr0;     /* 0x20c L2 cache partitioning way register 0 */
3107         u32 l2pir1;     /* 0x210 L2 cache partitioning ID register 1 */
3108         u8  res_214[4];
3109         u32 l2par1;     /* 0x218 L2 cache partitioning allocation register 1 */
3110         u32 l2pwr1;     /* 0x21c L2 cache partitioning way register 1 */
3111         u32 u2pir2;     /* 0x220 L2 cache partitioning ID register 2 */
3112         u8  res_224[4];
3113         u32 l2par2;     /* 0x228 L2 cache partitioning allocation register 2 */
3114         u32 l2pwr2;     /* 0x22c L2 cache partitioning way register 2 */
3115         u32 l2pir3;     /* 0x230 L2 cache partitioning ID register 3 */
3116         u8  res_234[4];
3117         u32 l2par3;     /* 0x238 L2 cache partitining allocation register 3 */
3118         u32 l2pwr3;     /* 0x23c L2 cache partitining way register 3 */
3119         u32 l2pir4;     /* 0x240 L2 cache partitioning ID register 3 */
3120         u8  res244[4];
3121         u32 l2par4;     /* 0x248 L2 cache partitioning allocation register 3 */
3122         u32 l2pwr4;     /* 0x24c L2 cache partitioning way register 3 */
3123         u32 l2pir5;     /* 0x250 L2 cache partitioning ID register 3 */
3124         u8  res_254[4];
3125         u32 l2par5;     /* 0x258 L2 cache partitioning allocation register 3 */
3126         u32 l2pwr5;     /* 0x25c L2 cache partitioning way register 3 */
3127         u32 l2pir6;     /* 0x260 L2 cache partitioning ID register 3 */
3128         u8  res_264[4];
3129         u32 l2par6;     /* 0x268 L2 cache partitioning allocation register 3 */
3130         u32 l2pwr6;     /* 0x26c L2 cache partitioning way register 3 */
3131         u32 l2pir7;     /* 0x270 L2 cache partitioning ID register 3 */
3132         u8  res274[4];
3133         u32 l2par7;     /* 0x278 L2 cache partitioning allocation register 3 */
3134         u32 l2pwr7;     /* 0x27c L2 cache partitioning way register 3 */
3135         u8  res_280[0xb80]; /* 0x280 - 0xdff */
3136         u32 l2errinjhi; /* 0xe00 L2 cache error injection mask high */
3137         u32 l2errinjlo; /* 0xe04 L2 cache error injection mask low */
3138         u32 l2errinjctl;/* 0xe08 L2 cache error injection control */
3139         u8  res_e0c[20];        /* 0xe0c - 0x01f */
3140         u32 l2captdatahi; /* 0xe20 L2 cache error capture data high */
3141         u32 l2captdatalo; /* 0xe24 L2 cache error capture data low */
3142         u32 l2captecc;  /* 0xe28 L2 cache error capture ECC syndrome */
3143         u8  res_e2c[20];        /* 0xe2c - 0xe3f */
3144         u32 l2errdet;   /* 0xe40 L2 cache error detect */
3145         u32 l2errdis;   /* 0xe44 L2 cache error disable */
3146         u32 l2errinten; /* 0xe48 L2 cache error interrupt enable */
3147         u32 l2errattr;  /* 0xe4c L2 cache error attribute */
3148         u32 l2erreaddr; /* 0xe50 L2 cache error extended address */
3149         u32 l2erraddr;  /* 0xe54 L2 cache error address */
3150         u32 l2errctl;   /* 0xe58 L2 cache error control */
3151 };
3152 #define CONFIG_SYS_FSL_CLUSTER_1_L2 \
3153         (CONFIG_SYS_IMMR + CONFIG_SYS_FSL_CLUSTER_1_L2_OFFSET)
3154 #endif /* CONFIG_SYS_FSL_QORIQ_CHASSIS2 */
3155
3156 #define CONFIG_SYS_DCSR_DCFG_OFFSET     0X20000
3157 struct dcsr_dcfg_regs {
3158         u8  res_0[0x520];
3159         u32 ecccr1;
3160 #define DCSR_DCFG_ECC_DISABLE_USB1      0x00008000
3161 #define DCSR_DCFG_ECC_DISABLE_USB2      0x00004000
3162         u8  res_524[0x1000 - 0x524]; /* 0x524 - 0x1000 */
3163 };
3164
3165 #define CONFIG_SYS_MPC85xx_SCFG \
3166         (CONFIG_SYS_IMMR + CONFIG_SYS_MPC85xx_SCFG_OFFSET)
3167 #define CONFIG_SYS_MPC85xx_SCFG_OFFSET  0xfc000
3168 /* The supplement configuration unit register */
3169 struct ccsr_scfg {
3170         u32 dpslpcr;    /* 0x000 Deep Sleep Control register */
3171         u32 usb1dpslpcsr;/* 0x004 USB1 Deep Sleep Control Status register */
3172         u32 usb2dpslpcsr;/* 0x008 USB2 Deep Sleep Control Status register */
3173         u32 fmclkdpslpcr;/* 0x00c FM Clock Deep Sleep Control register */
3174         u32 res1[4];
3175         u32 esgmiiselcr;/* 0x020 Ethernet Switch SGMII Select Control reg */
3176         u32 res2;
3177         u32 pixclkcr;   /* 0x028 Pixel Clock Control register */
3178         u32 res3[245];
3179         u32 qeioclkcr;  /* 0x400 QUICC Engine IO Clock Control register */
3180         u32 emiiocr;    /* 0x404 EMI MDIO Control Register */
3181         u32 sdhciovselcr;/* 0x408 SDHC IO VSEL Control register */
3182         u32 qmifrstcr;  /* 0x40c QMAN Interface Reset Control register */
3183         u32 res4[60];
3184         u32 sparecr[8]; /* 0x500 Spare Control register(0-7) */
3185 };
3186 #endif /*__IMMAP_85xx__*/