git.sur5r.net Git - openocd/blob - src/target/arm11.h

   1 /***************************************************************************
   2  *   Copyright (C) 2008 digenius technology GmbH.                          *
   3  *                                                                         *
   4  *   This program is free software; you can redistribute it and/or modify  *
   5  *   it under the terms of the GNU General Public License as published by  *
   6  *   the Free Software Foundation; either version 2 of the License, or     *
   7  *   (at your option) any later version.                                   *
   8  *                                                                         *
   9  *   This program is distributed in the hope that it will be useful,       *
  10  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
  11  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
  12  *   GNU General Public License for more details.                          *
  13  *                                                                         *
  14  *   You should have received a copy of the GNU General Public License     *
  15  *   along with this program; if not, write to the                         *
  16  *   Free Software Foundation, Inc.,                                       *
  17  *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
  18  ***************************************************************************/
  19
  20 #ifndef ARM11_H
  21 #define ARM11_H
  22
  23 #include "target.h"
  24 #include "register.h"
  25 #include "embeddedice.h"
  26 #include "arm_jtag.h"
  27 #include <stdbool.h>
  28
  29
  30 #define asizeof(x)      (sizeof(x) / sizeof((x)[0]))
  31
  32 #define NEW(type, variable, items)                      \
  33     type * variable = calloc(1, sizeof(type) * items)
  34
  35
  36 #define ARM11_REGCACHE_MODEREGS         0
  37 #define ARM11_REGCACHE_FREGS            0
  38
  39 #define ARM11_REGCACHE_COUNT            (20 +                                   \
  40                                          23 * ARM11_REGCACHE_MODEREGS +         \
  41                                           9 * ARM11_REGCACHE_FREGS)
  42
  43
  44 typedef struct arm11_register_history_s
  45 {
  46     u32     value;
  47     u8      valid;
  48 }arm11_register_history_t;
  49
  50 enum arm11_debug_version
  51 {
  52     ARM11_DEBUG_V6      = 0x01,
  53     ARM11_DEBUG_V61     = 0x02,
  54     ARM11_DEBUG_V7      = 0x03,
  55     ARM11_DEBUG_V7_CP14 = 0x04,
  56 };
  57
  58 typedef struct arm11_common_s
  59 {
  60     target_t *  target;
  61
  62     arm_jtag_t  jtag_info;
  63
  64     /** \name Processor type detection */
  65     /*@{*/
  66
  67     u32         device_id;          /**< IDCODE readout                         */
  68     u32         didr;               /**< DIDR readout (debug capabilities)      */
  69     u8          implementor;        /**< DIDR Implementor readout               */
  70
  71     size_t      brp;                /**< Number of Breakpoint Register Pairs from DIDR  */
  72     size_t      wrp;                /**< Number of Watchpoint Register Pairs from DIDR  */
  73
  74     enum arm11_debug_version
  75                 debug_version;      /**< ARM debug architecture from DIDR       */
  76     /*@}*/
  77
  78
  79     u32         last_dscr;          /**< Last retrieved DSCR value;
  80                                      *   Can be used to detect changes          */
  81
  82     bool        trst_active;
  83     bool        halt_requested;
  84     bool        simulate_reset_on_next_halt;
  85
  86     /** \name Shadow registers to save processor state */
  87     /*@{*/
  88
  89     reg_t *     reg_list;                               /**< target register list */
  90     u32         reg_values[ARM11_REGCACHE_COUNT];       /**< data for registers */
  91
  92     /*@}*/
  93
  94     arm11_register_history_t
  95                 reg_history[ARM11_REGCACHE_COUNT];      /**< register state before last resume */
  96
  97
  98     size_t      free_brps;                              /**< keep track of breakpoints allocated by arm11_add_breakpoint() */
  99     size_t      free_wrps;                              /**< keep track of breakpoints allocated by arm11_add_watchpoint() */
 100
 101 } arm11_common_t;
 102
 103
 104 /**
 105  * ARM11 DBGTAP instructions
 106  *
 107  * http://infocenter.arm.com/help/topic/com.arm.doc.ddi0301f/I1006229.html
 108  */
 109 enum arm11_instructions
 110 {
 111     ARM11_EXTEST    = 0x00,
 112     ARM11_SCAN_N    = 0x02,
 113     ARM11_RESTART   = 0x04,
 114     ARM11_HALT      = 0x08,
 115     ARM11_INTEST    = 0x0C,
 116     ARM11_ITRSEL    = 0x1D,
 117     ARM11_IDCODE    = 0x1E,
 118     ARM11_BYPASS    = 0x1F,
 119 };
 120
 121 enum arm11_dscr
 122 {
 123     ARM11_DSCR_CORE_HALTED                              = 1 << 0,
 124     ARM11_DSCR_CORE_RESTARTED                           = 1 << 1,
 125
 126     ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_MASK               = 0x0F << 2,
 127     ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_HALT               = 0x00 << 2,
 128     ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_BREAKPOINT         = 0x01 << 2,
 129     ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_WATCHPOINT         = 0x02 << 2,
 130     ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_BKPT_INSTRUCTION   = 0x03 << 2,
 131     ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_EDBGRQ             = 0x04 << 2,
 132     ARM11_DSCR_METHOD_OF_DEBUG_ENTRY_VECTOR_CATCH       = 0x05 << 2,
 133
 134     ARM11_DSCR_STICKY_PRECISE_DATA_ABORT                = 1 << 6,
 135     ARM11_DSCR_STICKY_IMPRECISE_DATA_ABORT              = 1 << 7,
 136     ARM11_DSCR_EXECUTE_ARM_INSTRUCTION_ENABLE           = 1 << 13,
 137     ARM11_DSCR_MODE_SELECT                              = 1 << 14,
 138     ARM11_DSCR_WDTR_FULL                                = 1 << 29,
 139     ARM11_DSCR_RDTR_FULL                                = 1 << 30,
 140 };
 141
 142 enum arm11_cpsr
 143 {
 144     ARM11_CPSR_T                                = 1 << 5,
 145     ARM11_CPSR_J                                = 1 << 24,
 146 };
 147
 148 enum arm11_sc7
 149 {
 150     ARM11_SC7_NULL                              = 0,
 151     ARM11_SC7_VCR                               = 7,
 152     ARM11_SC7_PC                                = 8,
 153     ARM11_SC7_BVR0                              = 64,
 154     ARM11_SC7_BCR0                              = 80,
 155     ARM11_SC7_WVR0                              = 96,
 156     ARM11_SC7_WCR0                              = 112,
 157 };
 158
 159
 160
 161 typedef struct arm11_reg_state_s
 162 {
 163     u32                         def_index;
 164     target_t *                  target;
 165 } arm11_reg_state_t;
 166
 167
 168
 169
 170 /* poll current target status */
 171 int arm11_poll(struct target_s *target);
 172 /* architecture specific status reply */
 173 int arm11_arch_state(struct target_s *target);
 174
 175 /* target request support */
 176 int arm11_target_request_data(struct target_s *target, u32 size, u8 *buffer);
 177
 178 /* target execution control */
 179 int arm11_halt(struct target_s *target);
 180 int arm11_resume(struct target_s *target, int current, u32 address, int handle_breakpoints, int debug_execution);
 181 int arm11_step(struct target_s *target, int current, u32 address, int handle_breakpoints);
 182
 183 /* target reset control */
 184 int arm11_assert_reset(struct target_s *target);
 185 int arm11_deassert_reset(struct target_s *target);
 186 int arm11_soft_reset_halt(struct target_s *target);
 187 int arm11_prepare_reset_halt(struct target_s *target);
 188
 189 /* target register access for gdb */
 190 int arm11_get_gdb_reg_list(struct target_s *target, struct reg_s **reg_list[], int *reg_list_size);
 191
 192 /* target memory access
 193 * size: 1 = byte (8bit), 2 = half-word (16bit), 4 = word (32bit)
 194 * count: number of items of <size>
 195 */
 196 int arm11_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer);
 197 int arm11_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer);
 198
 199 /* write target memory in multiples of 4 byte, optimized for writing large quantities of data */
 200 int arm11_bulk_write_memory(struct target_s *target, u32 address, u32 count, u8 *buffer);
 201
 202 int arm11_checksum_memory(struct target_s *target, u32 address, u32 count, u32* checksum);
 203
 204 /* target break-/watchpoint control
 205 * rw: 0 = write, 1 = read, 2 = access
 206 */
 207 int arm11_add_breakpoint(struct target_s *target, breakpoint_t *breakpoint);
 208 int arm11_remove_breakpoint(struct target_s *target, breakpoint_t *breakpoint);
 209 int arm11_add_watchpoint(struct target_s *target, watchpoint_t *watchpoint);
 210 int arm11_remove_watchpoint(struct target_s *target, watchpoint_t *watchpoint);
 211
 212 /* target algorithm support */
 213 int arm11_run_algorithm(struct target_s *target, int num_mem_params, mem_param_t *mem_params, int num_reg_params, reg_param_t *reg_param, u32 entry_point, u32 exit_point, int timeout_ms, void *arch_info);
 214
 215 int arm11_register_commands(struct command_context_s *cmd_ctx);
 216 int arm11_target_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc, struct target_s *target);
 217 int arm11_init_target(struct command_context_s *cmd_ctx, struct target_s *target);
 218 int arm11_quit(void);
 219
 220
 221 /* helpers */
 222 void arm11_build_reg_cache(target_t *target);
 223
 224 void arm11_record_register_history(arm11_common_t * arm11);
 225 void arm11_dump_reg_changes(arm11_common_t * arm11);
 226
 227
 228 /* internals */
 229
 230 void arm11_setup_field          (arm11_common_t * arm11, int num_bits, void * in_data, void * out_data, scan_field_t * field);
 231 void arm11_add_IR               (arm11_common_t * arm11, u8 instr, enum tap_state state);
 232 void arm11_add_debug_SCAN_N     (arm11_common_t * arm11, u8 chain, enum tap_state state);
 233 void arm11_add_debug_INST       (arm11_common_t * arm11, u32 inst, u8 * flag, enum tap_state state);
 234 u32  arm11_read_DSCR            (arm11_common_t * arm11);
 235 void arm11_write_DSCR           (arm11_common_t * arm11, u32 dscr);
 236
 237 enum target_debug_reason arm11_get_DSCR_debug_reason(u32 dscr);
 238
 239 void arm11_run_instr_data_prepare               (arm11_common_t * arm11);
 240 void arm11_run_instr_data_finish                (arm11_common_t * arm11);
 241 void arm11_run_instr_no_data                    (arm11_common_t * arm11, u32 * opcode, size_t count);
 242 void arm11_run_instr_no_data1                   (arm11_common_t * arm11, u32 opcode);
 243 void arm11_run_instr_data_to_core               (arm11_common_t * arm11, u32 opcode, u32 * data, size_t count);
 244 void arm11_run_instr_data_to_core_noack         (arm11_common_t * arm11, u32 opcode, u32 * data, size_t count);
 245 void arm11_run_instr_data_to_core1              (arm11_common_t * arm11, u32 opcode, u32 data);
 246 void arm11_run_instr_data_from_core             (arm11_common_t * arm11, u32 opcode, u32 * data, size_t count);
 247 void arm11_run_instr_data_from_core_via_r0      (arm11_common_t * arm11, u32 opcode, u32 * data);
 248 void arm11_run_instr_data_to_core_via_r0        (arm11_common_t * arm11, u32 opcode, u32 data);
 249
 250 int arm11_add_dr_scan_vc(int num_fields, scan_field_t *fields, enum tap_state state);
 251 int arm11_add_ir_scan_vc(int num_fields, scan_field_t *fields, enum tap_state state);
 252
 253
 254 /** Used to make a list of read/write commands for scan chain 7
 255  *
 256  *  Use with arm11_sc7_run()
 257  */
 258 typedef struct arm11_sc7_action_s
 259 {
 260     bool    write;                              /**< Access mode: true for write, false for read.       */
 261     u8      address;                            /**< Register address mode. Use enum #arm11_sc7         */
 262     u32     value;                              /**< If write then set this to value to be written.
 263                                                      In read mode this receives the read value when the
 264                                                      function returns.                                  */
 265 } arm11_sc7_action_t;
 266
 267 void arm11_sc7_run(arm11_common_t * arm11, arm11_sc7_action_t * actions, size_t count);
 268
 269 /* Mid-level helper functions */
 270 void arm11_sc7_clear_vbw(arm11_common_t * arm11);
 271 void arm11_sc7_set_vcr(arm11_common_t * arm11, u32 value);
 272
 273 void arm11_read_memory_word(arm11_common_t * arm11, u32 address, u32 * result);
 274
 275
 276
 277 #endif /* ARM11_H */