1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2007,2008 Øyvind Harboe *
6 * oyvind.harboe@zylin.com *
8 * This program is free software; you can redistribute it and/or modify *
9 * it under the terms of the GNU General Public License as published by *
10 * the Free Software Foundation; either version 2 of the License, or *
11 * (at your option) any later version. *
13 * This program is distributed in the hope that it will be useful, *
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
16 * GNU General Public License for more details. *
18 * You should have received a copy of the GNU General Public License *
19 * along with this program; if not, write to the *
20 * Free Software Foundation, Inc., *
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
22 ***************************************************************************/
27 #include "replacements.h"
29 #include "embeddedice.h"
31 #include "target_request.h"
36 #include "arm7_9_common.h"
37 #include "breakpoints.h"
43 #include <sys/types.h>
48 int arm7_9_debug_entry(target_t *target);
49 int arm7_9_enable_sw_bkpts(struct target_s *target);
51 /* command handler forward declarations */
52 int handle_arm7_9_write_xpsr_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
53 int handle_arm7_9_write_xpsr_im8_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
54 int handle_arm7_9_read_core_reg_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
55 int handle_arm7_9_write_core_reg_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
56 int handle_arm7_9_sw_bkpts_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
57 int handle_arm7_9_force_hw_bkpts_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
58 int handle_arm7_9_dbgrq_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
59 int handle_arm7_9_fast_memory_access_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
60 int handle_arm7_9_dcc_downloads_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
61 int handle_arm7_9_etm_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc);
63 int arm7_9_reinit_embeddedice(target_t *target)
65 armv4_5_common_t *armv4_5 = target->arch_info;
66 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
68 breakpoint_t *breakpoint = target->breakpoints;
70 arm7_9->wp_available = 2;
74 /* mark all hardware breakpoints as unset */
77 if (breakpoint->type == BKPT_HARD)
81 breakpoint = breakpoint->next;
84 if (arm7_9->sw_bkpts_enabled && arm7_9->sw_bkpts_use_wp)
86 arm7_9->sw_bkpts_enabled = 0;
87 arm7_9_enable_sw_bkpts(target);
93 /* set things up after a reset / on startup */
94 int arm7_9_setup(target_t *target)
96 /* a test-logic reset have occured
97 * the EmbeddedICE registers have been reset
98 * hardware breakpoints have been cleared
100 return arm7_9_reinit_embeddedice(target);
103 int arm7_9_get_arch_pointers(target_t *target, armv4_5_common_t **armv4_5_p, arm7_9_common_t **arm7_9_p)
105 armv4_5_common_t *armv4_5 = target->arch_info;
106 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
108 if (armv4_5->common_magic != ARMV4_5_COMMON_MAGIC)
113 if (arm7_9->common_magic != ARM7_9_COMMON_MAGIC)
118 *armv4_5_p = armv4_5;
124 int arm7_9_set_breakpoint(struct target_s *target, breakpoint_t *breakpoint)
126 armv4_5_common_t *armv4_5 = target->arch_info;
127 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
129 if (target->state != TARGET_HALTED)
131 LOG_WARNING("target not halted");
132 return ERROR_TARGET_NOT_HALTED;
135 if (arm7_9->force_hw_bkpts)
136 breakpoint->type = BKPT_HARD;
140 LOG_WARNING("breakpoint already set");
144 if (breakpoint->type == BKPT_HARD)
146 /* either an ARM (4 byte) or Thumb (2 byte) breakpoint */
147 u32 mask = (breakpoint->length == 4) ? 0x3u : 0x1u;
148 if (!arm7_9->wp0_used)
150 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_VALUE], breakpoint->address);
151 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_MASK], mask);
152 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_MASK], 0xffffffffu);
153 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_MASK], ~EICE_W_CTRL_nOPC & 0xff);
154 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE], EICE_W_CTRL_ENABLE);
156 jtag_execute_queue();
157 arm7_9->wp0_used = 1;
160 else if (!arm7_9->wp1_used)
162 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_ADDR_VALUE], breakpoint->address);
163 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_ADDR_MASK], mask);
164 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_DATA_MASK], 0xffffffffu);
165 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_MASK], ~EICE_W_CTRL_nOPC & 0xff);
166 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_VALUE], EICE_W_CTRL_ENABLE);
168 jtag_execute_queue();
169 arm7_9->wp1_used = 1;
174 LOG_ERROR("BUG: no hardware comparator available");
178 else if (breakpoint->type == BKPT_SOFT)
180 if (breakpoint->length == 4)
182 u32 verify = 0xffffffff;
183 /* keep the original instruction in target endianness */
184 target->type->read_memory(target, breakpoint->address, 4, 1, breakpoint->orig_instr);
185 /* write the breakpoint instruction in target endianness (arm7_9->arm_bkpt is host endian) */
186 target_write_u32(target, breakpoint->address, arm7_9->arm_bkpt);
188 target->type->read_memory(target, breakpoint->address, 4, 1, (u8 *)&verify);
189 if (verify != arm7_9->arm_bkpt)
191 LOG_ERROR("Unable to set 32 bit software breakpoint at address %08x - check that memory is read/writable", breakpoint->address);
198 /* keep the original instruction in target endianness */
199 target->type->read_memory(target, breakpoint->address, 2, 1, breakpoint->orig_instr);
200 /* write the breakpoint instruction in target endianness (arm7_9->thumb_bkpt is host endian) */
201 target_write_u16(target, breakpoint->address, arm7_9->thumb_bkpt);
203 target->type->read_memory(target, breakpoint->address, 2, 1, (u8 *)&verify);
204 if (verify != arm7_9->thumb_bkpt)
206 LOG_ERROR("Unable to set thumb software breakpoint at address %08x - check that memory is read/writable", breakpoint->address);
217 int arm7_9_unset_breakpoint(struct target_s *target, breakpoint_t *breakpoint)
219 armv4_5_common_t *armv4_5 = target->arch_info;
220 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
222 if (target->state != TARGET_HALTED)
224 LOG_WARNING("target not halted");
225 return ERROR_TARGET_NOT_HALTED;
228 if (!breakpoint->set)
230 LOG_WARNING("breakpoint not set");
234 if (breakpoint->type == BKPT_HARD)
236 if (breakpoint->set == 1)
238 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE], 0x0);
239 jtag_execute_queue();
240 arm7_9->wp0_used = 0;
242 else if (breakpoint->set == 2)
244 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_VALUE], 0x0);
245 jtag_execute_queue();
246 arm7_9->wp1_used = 0;
252 /* restore original instruction (kept in target endianness) */
253 if (breakpoint->length == 4)
256 /* check that user program as not modified breakpoint instruction */
257 target->type->read_memory(target, breakpoint->address, 4, 1, (u8*)¤t_instr);
258 if (current_instr==arm7_9->arm_bkpt)
259 target->type->write_memory(target, breakpoint->address, 4, 1, breakpoint->orig_instr);
264 /* check that user program as not modified breakpoint instruction */
265 target->type->read_memory(target, breakpoint->address, 2, 1, (u8*)¤t_instr);
266 if (current_instr==arm7_9->thumb_bkpt)
267 target->type->write_memory(target, breakpoint->address, 2, 1, breakpoint->orig_instr);
275 int arm7_9_add_breakpoint(struct target_s *target, breakpoint_t *breakpoint)
277 armv4_5_common_t *armv4_5 = target->arch_info;
278 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
280 if (target->state != TARGET_HALTED)
282 LOG_WARNING("target not halted");
283 return ERROR_TARGET_NOT_HALTED;
286 if (arm7_9->force_hw_bkpts)
288 LOG_DEBUG("forcing use of hardware breakpoint at address 0x%8.8x", breakpoint->address);
289 breakpoint->type = BKPT_HARD;
292 if ((breakpoint->type == BKPT_SOFT) && (arm7_9->sw_bkpts_enabled == 0))
294 LOG_INFO("sw breakpoint requested, but software breakpoints not enabled");
295 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
298 if ((breakpoint->type == BKPT_HARD) && (arm7_9->wp_available < 1))
300 LOG_INFO("no watchpoint unit available for hardware breakpoint");
301 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
304 if ((breakpoint->length != 2) && (breakpoint->length != 4))
306 LOG_INFO("only breakpoints of two (Thumb) or four (ARM) bytes length supported");
307 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
310 if (breakpoint->type == BKPT_HARD)
311 arm7_9->wp_available--;
316 int arm7_9_remove_breakpoint(struct target_s *target, breakpoint_t *breakpoint)
318 armv4_5_common_t *armv4_5 = target->arch_info;
319 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
321 if (target->state != TARGET_HALTED)
323 LOG_WARNING("target not halted");
324 return ERROR_TARGET_NOT_HALTED;
329 arm7_9_unset_breakpoint(target, breakpoint);
332 if (breakpoint->type == BKPT_HARD)
333 arm7_9->wp_available++;
338 int arm7_9_set_watchpoint(struct target_s *target, watchpoint_t *watchpoint)
340 armv4_5_common_t *armv4_5 = target->arch_info;
341 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
345 mask = watchpoint->length - 1;
347 if (target->state != TARGET_HALTED)
349 LOG_WARNING("target not halted");
350 return ERROR_TARGET_NOT_HALTED;
353 if (watchpoint->rw == WPT_ACCESS)
358 if (!arm7_9->wp0_used)
360 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_VALUE], watchpoint->address);
361 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_MASK], mask);
362 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_MASK], watchpoint->mask);
363 if( watchpoint->mask != 0xffffffffu )
364 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_VALUE], watchpoint->value);
365 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_MASK], 0xff & ~EICE_W_CTRL_nOPC & ~rw_mask);
366 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE], EICE_W_CTRL_ENABLE | EICE_W_CTRL_nOPC | (watchpoint->rw & 1));
368 jtag_execute_queue();
370 arm7_9->wp0_used = 2;
372 else if (!arm7_9->wp1_used)
374 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_ADDR_VALUE], watchpoint->address);
375 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_ADDR_MASK], mask);
376 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_DATA_MASK], watchpoint->mask);
377 if( watchpoint->mask != 0xffffffffu )
378 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_DATA_VALUE], watchpoint->value);
379 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_MASK], 0xff & ~EICE_W_CTRL_nOPC & ~rw_mask);
380 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_VALUE], EICE_W_CTRL_ENABLE | EICE_W_CTRL_nOPC | (watchpoint->rw & 1));
382 jtag_execute_queue();
384 arm7_9->wp1_used = 2;
388 LOG_ERROR("BUG: no hardware comparator available");
395 int arm7_9_unset_watchpoint(struct target_s *target, watchpoint_t *watchpoint)
397 armv4_5_common_t *armv4_5 = target->arch_info;
398 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
400 if (target->state != TARGET_HALTED)
402 LOG_WARNING("target not halted");
403 return ERROR_TARGET_NOT_HALTED;
406 if (!watchpoint->set)
408 LOG_WARNING("breakpoint not set");
412 if (watchpoint->set == 1)
414 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE], 0x0);
415 jtag_execute_queue();
416 arm7_9->wp0_used = 0;
418 else if (watchpoint->set == 2)
420 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_VALUE], 0x0);
421 jtag_execute_queue();
422 arm7_9->wp1_used = 0;
429 int arm7_9_add_watchpoint(struct target_s *target, watchpoint_t *watchpoint)
431 armv4_5_common_t *armv4_5 = target->arch_info;
432 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
434 if (target->state != TARGET_HALTED)
436 LOG_WARNING("target not halted");
437 return ERROR_TARGET_NOT_HALTED;
440 if (arm7_9->wp_available < 1)
442 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
445 if ((watchpoint->length != 1) && (watchpoint->length != 2) && (watchpoint->length != 4))
447 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
450 arm7_9->wp_available--;
455 int arm7_9_remove_watchpoint(struct target_s *target, watchpoint_t *watchpoint)
457 armv4_5_common_t *armv4_5 = target->arch_info;
458 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
460 if (target->state != TARGET_HALTED)
462 LOG_WARNING("target not halted");
463 return ERROR_TARGET_NOT_HALTED;
468 arm7_9_unset_watchpoint(target, watchpoint);
471 arm7_9->wp_available++;
476 int arm7_9_enable_sw_bkpts(struct target_s *target)
478 armv4_5_common_t *armv4_5 = target->arch_info;
479 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
482 if (arm7_9->sw_bkpts_enabled)
485 if (arm7_9->wp_available < 1)
487 LOG_WARNING("can't enable sw breakpoints with no watchpoint unit available");
488 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
490 arm7_9->wp_available--;
492 if (!arm7_9->wp0_used)
494 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_VALUE], arm7_9->arm_bkpt);
495 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_MASK], 0x0);
496 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_MASK], 0xffffffffu);
497 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_MASK], ~EICE_W_CTRL_nOPC & 0xff);
498 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE], EICE_W_CTRL_ENABLE);
499 arm7_9->sw_bkpts_enabled = 1;
500 arm7_9->wp0_used = 3;
502 else if (!arm7_9->wp1_used)
504 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_DATA_VALUE], arm7_9->arm_bkpt);
505 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_DATA_MASK], 0x0);
506 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_ADDR_MASK], 0xffffffffu);
507 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_MASK], ~EICE_W_CTRL_nOPC & 0xff);
508 embeddedice_set_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_VALUE], EICE_W_CTRL_ENABLE);
509 arm7_9->sw_bkpts_enabled = 2;
510 arm7_9->wp1_used = 3;
514 LOG_ERROR("BUG: both watchpoints used, but wp_available >= 1");
518 if ((retval = jtag_execute_queue()) != ERROR_OK)
520 LOG_ERROR("error writing EmbeddedICE registers to enable sw breakpoints");
527 int arm7_9_disable_sw_bkpts(struct target_s *target)
529 armv4_5_common_t *armv4_5 = target->arch_info;
530 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
532 if (!arm7_9->sw_bkpts_enabled)
535 if (arm7_9->sw_bkpts_enabled == 1)
537 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE], 0x0);
538 arm7_9->sw_bkpts_enabled = 0;
539 arm7_9->wp0_used = 0;
540 arm7_9->wp_available++;
542 else if (arm7_9->sw_bkpts_enabled == 2)
544 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_VALUE], 0x0);
545 arm7_9->sw_bkpts_enabled = 0;
546 arm7_9->wp1_used = 0;
547 arm7_9->wp_available++;
553 int arm7_9_execute_sys_speed(struct target_s *target)
558 armv4_5_common_t *armv4_5 = target->arch_info;
559 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
560 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
561 reg_t *dbg_stat = &arm7_9->eice_cache->reg_list[EICE_DBG_STAT];
563 /* set RESTART instruction */
564 jtag_add_end_state(TAP_RTI);
565 if (arm7_9->need_bypass_before_restart) {
566 arm7_9->need_bypass_before_restart = 0;
567 arm_jtag_set_instr(jtag_info, 0xf, NULL);
569 arm_jtag_set_instr(jtag_info, 0x4, NULL);
571 for (timeout=0; timeout<50; timeout++)
573 /* read debug status register */
574 embeddedice_read_reg(dbg_stat);
575 if ((retval = jtag_execute_queue()) != ERROR_OK)
577 if ((buf_get_u32(dbg_stat->value, EICE_DBG_STATUS_DBGACK, 1))
578 && (buf_get_u32(dbg_stat->value, EICE_DBG_STATUS_SYSCOMP, 1)))
584 LOG_ERROR("timeout waiting for SYSCOMP & DBGACK, last DBG_STATUS: %x", buf_get_u32(dbg_stat->value, 0, dbg_stat->size));
585 return ERROR_TARGET_TIMEOUT;
591 int arm7_9_execute_fast_sys_speed(struct target_s *target)
594 static u8 check_value[4], check_mask[4];
596 armv4_5_common_t *armv4_5 = target->arch_info;
597 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
598 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
599 reg_t *dbg_stat = &arm7_9->eice_cache->reg_list[EICE_DBG_STAT];
601 /* set RESTART instruction */
602 jtag_add_end_state(TAP_RTI);
603 if (arm7_9->need_bypass_before_restart) {
604 arm7_9->need_bypass_before_restart = 0;
605 arm_jtag_set_instr(jtag_info, 0xf, NULL);
607 arm_jtag_set_instr(jtag_info, 0x4, NULL);
611 /* check for DBGACK and SYSCOMP set (others don't care) */
613 /* NB! These are constants that must be available until after next jtag_execute() and
614 we evaluate the values upon first execution in lieu of setting up these constants
617 buf_set_u32(check_value, 0, 32, 0x9);
618 buf_set_u32(check_mask, 0, 32, 0x9);
622 /* read debug status register */
623 embeddedice_read_reg_w_check(dbg_stat, check_value, check_value);
628 int arm7_9_target_request_data(target_t *target, u32 size, u8 *buffer)
630 armv4_5_common_t *armv4_5 = target->arch_info;
631 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
632 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
636 data = malloc(size * (sizeof(u32)));
638 embeddedice_receive(jtag_info, data, size);
640 for (i = 0; i < size; i++)
642 h_u32_to_le(buffer + (i * 4), data[i]);
650 int arm7_9_handle_target_request(void *priv)
652 target_t *target = priv;
653 if (!target->type->examined)
655 armv4_5_common_t *armv4_5 = target->arch_info;
656 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
657 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
658 reg_t *dcc_control = &arm7_9->eice_cache->reg_list[EICE_COMMS_CTRL];
661 if (!target->dbg_msg_enabled)
664 if (target->state == TARGET_RUNNING)
666 /* read DCC control register */
667 embeddedice_read_reg(dcc_control);
668 jtag_execute_queue();
671 if (buf_get_u32(dcc_control->value, 1, 1) == 1)
675 embeddedice_receive(jtag_info, &request, 1);
676 target_request(target, request);
683 int arm7_9_poll(target_t *target)
686 armv4_5_common_t *armv4_5 = target->arch_info;
687 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
688 reg_t *dbg_stat = &arm7_9->eice_cache->reg_list[EICE_DBG_STAT];
690 /* read debug status register */
691 embeddedice_read_reg(dbg_stat);
692 if ((retval = jtag_execute_queue()) != ERROR_OK)
697 if (buf_get_u32(dbg_stat->value, EICE_DBG_STATUS_DBGACK, 1))
699 /* LOG_DEBUG("DBGACK set, dbg_state->value: 0x%x", buf_get_u32(dbg_stat->value, 0, 32));*/
700 if (target->state == TARGET_UNKNOWN)
702 target->state = TARGET_RUNNING;
703 LOG_WARNING("DBGACK set while target was in unknown state. Reset or initialize target.");
705 if ((target->state == TARGET_RUNNING) || (target->state == TARGET_RESET))
708 if (target->state == TARGET_RESET)
710 if (target->reset_halt)
712 if ((jtag_reset_config & RESET_SRST_PULLS_TRST)==0)
719 target->state = TARGET_HALTED;
721 if ((retval = arm7_9_debug_entry(target)) != ERROR_OK)
726 reg_t *reg = register_get_by_name(target->reg_cache, "pc", 1);
727 u32 t=*((u32 *)reg->value);
730 LOG_ERROR("PC was not 0. Does this target need srst_pulls_trst?");
734 target_call_event_callbacks(target, TARGET_EVENT_HALTED);
736 if (target->state == TARGET_DEBUG_RUNNING)
738 target->state = TARGET_HALTED;
739 if ((retval = arm7_9_debug_entry(target)) != ERROR_OK)
742 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_HALTED);
744 if (target->state != TARGET_HALTED)
746 LOG_WARNING("DBGACK set, but the target did not end up in the halted stated %d", target->state);
751 if (target->state != TARGET_DEBUG_RUNNING)
752 target->state = TARGET_RUNNING;
759 Some -S targets (ARM966E-S in the STR912 isn't affected, ARM926EJ-S
760 in the LPC3180 and AT91SAM9260 is affected) completely stop the JTAG clock
761 while the core is held in reset(SRST). It isn't possible to program the halt
762 condition once reset was asserted, hence a hook that allows the target to set
763 up its reset-halt condition prior to asserting reset.
766 int arm7_9_assert_reset(target_t *target)
768 armv4_5_common_t *armv4_5 = target->arch_info;
769 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
770 LOG_DEBUG("target->state: %s", target_state_strings[target->state]);
772 if (!(jtag_reset_config & RESET_HAS_SRST))
774 LOG_ERROR("Can't assert SRST");
778 if (target->reset_halt)
781 * Some targets do not support communication while SRST is asserted. We need to
782 * set up the reset vector catch here.
784 * If TRST is asserted, then these settings will be reset anyway, so setting them
787 if (arm7_9->has_vector_catch)
789 /* program vector catch register to catch reset vector */
790 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_VEC_CATCH], 0x1);
794 /* program watchpoint unit to match on reset vector address */
795 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_VALUE], 0x0);
796 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_MASK], 0x3);
797 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_MASK], 0xffffffff);
798 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE], EICE_W_CTRL_ENABLE);
799 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_MASK], ~EICE_W_CTRL_nOPC & 0xff);
803 /* here we should issue a srst only, but we may have to assert trst as well */
804 if (jtag_reset_config & RESET_SRST_PULLS_TRST)
806 jtag_add_reset(1, 1);
809 jtag_add_reset(0, 1);
813 target->state = TARGET_RESET;
814 jtag_add_sleep(50000);
816 armv4_5_invalidate_core_regs(target);
818 if ((target->reset_halt)&&((jtag_reset_config & RESET_SRST_PULLS_TRST)==0))
820 /* debug entry was already prepared in arm7_9_assert_reset() */
821 target->debug_reason = DBG_REASON_DBGRQ;
828 int arm7_9_deassert_reset(target_t *target)
831 LOG_DEBUG("target->state: %s", target_state_strings[target->state]);
833 /* deassert reset lines */
834 jtag_add_reset(0, 0);
836 if ((jtag_reset_config & RESET_SRST_PULLS_TRST)!=0)
838 /* set up embedded ice registers again */
839 if ((retval=target->type->examine(target))!=ERROR_OK)
845 int arm7_9_clear_halt(target_t *target)
847 armv4_5_common_t *armv4_5 = target->arch_info;
848 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
849 reg_t *dbg_ctrl = &arm7_9->eice_cache->reg_list[EICE_DBG_CTRL];
851 /* we used DBGRQ only if we didn't come out of reset */
852 if (!arm7_9->debug_entry_from_reset && arm7_9->use_dbgrq)
854 /* program EmbeddedICE Debug Control Register to deassert DBGRQ
856 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGRQ, 1, 0);
857 embeddedice_store_reg(dbg_ctrl);
861 if (arm7_9->debug_entry_from_reset && arm7_9->has_vector_catch)
863 /* if we came out of reset, and vector catch is supported, we used
864 * vector catch to enter debug state
865 * restore the register in that case
867 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_VEC_CATCH]);
871 /* restore registers if watchpoint unit 0 was in use
873 if (arm7_9->wp0_used)
875 if (arm7_9->debug_entry_from_reset)
877 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_VALUE]);
879 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_MASK]);
880 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_MASK]);
881 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_MASK]);
883 /* control value always has to be restored, as it was either disabled,
884 * or enabled with possibly different bits
886 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE]);
893 int arm7_9_soft_reset_halt(struct target_s *target)
895 armv4_5_common_t *armv4_5 = target->arch_info;
896 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
897 reg_t *dbg_stat = &arm7_9->eice_cache->reg_list[EICE_DBG_STAT];
898 reg_t *dbg_ctrl = &arm7_9->eice_cache->reg_list[EICE_DBG_CTRL];
902 if ((retval=target_halt(target))!=ERROR_OK)
907 if (buf_get_u32(dbg_stat->value, EICE_DBG_STATUS_DBGACK, 1) != 0)
909 embeddedice_read_reg(dbg_stat);
910 if ((retval=jtag_execute_queue())!=ERROR_OK)
912 /* do not eat all CPU, time out after 1 se*/
918 LOG_ERROR("Failed to halt CPU after 1 sec");
919 return ERROR_TARGET_TIMEOUT;
921 target->state = TARGET_HALTED;
923 /* program EmbeddedICE Debug Control Register to assert DBGACK and INTDIS
924 * ensure that DBGRQ is cleared
926 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGACK, 1, 1);
927 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGRQ, 1, 0);
928 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_INTDIS, 1, 1);
929 embeddedice_store_reg(dbg_ctrl);
931 arm7_9_clear_halt(target);
933 /* if the target is in Thumb state, change to ARM state */
934 if (buf_get_u32(dbg_stat->value, EICE_DBG_STATUS_ITBIT, 1))
936 u32 r0_thumb, pc_thumb;
937 LOG_DEBUG("target entered debug from Thumb state, changing to ARM");
938 /* Entered debug from Thumb mode */
939 armv4_5->core_state = ARMV4_5_STATE_THUMB;
940 arm7_9->change_to_arm(target, &r0_thumb, &pc_thumb);
943 /* all register content is now invalid */
944 armv4_5_invalidate_core_regs(target);
946 /* SVC, ARM state, IRQ and FIQ disabled */
947 buf_set_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8, 0xd3);
948 armv4_5->core_cache->reg_list[ARMV4_5_CPSR].dirty = 1;
949 armv4_5->core_cache->reg_list[ARMV4_5_CPSR].valid = 1;
951 /* start fetching from 0x0 */
952 buf_set_u32(armv4_5->core_cache->reg_list[15].value, 0, 32, 0x0);
953 armv4_5->core_cache->reg_list[15].dirty = 1;
954 armv4_5->core_cache->reg_list[15].valid = 1;
956 armv4_5->core_mode = ARMV4_5_MODE_SVC;
957 armv4_5->core_state = ARMV4_5_STATE_ARM;
959 if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
962 /* reset registers */
963 for (i = 0; i <= 14; i++)
965 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).value, 0, 32, 0xffffffff);
966 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).dirty = 1;
967 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).valid = 1;
970 target_call_event_callbacks(target, TARGET_EVENT_HALTED);
975 int arm7_9_halt(target_t *target)
977 if (target->state==TARGET_RESET)
979 LOG_ERROR("BUG: arm7/9 does not support halt during reset. This is handled in arm7_9_assert_reset()");
983 armv4_5_common_t *armv4_5 = target->arch_info;
984 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
985 reg_t *dbg_ctrl = &arm7_9->eice_cache->reg_list[EICE_DBG_CTRL];
987 LOG_DEBUG("target->state: %s", target_state_strings[target->state]);
989 if (target->state == TARGET_HALTED)
991 LOG_DEBUG("target was already halted");
995 if (target->state == TARGET_UNKNOWN)
997 LOG_WARNING("target was in unknown state when halt was requested");
1000 if (arm7_9->use_dbgrq)
1002 /* program EmbeddedICE Debug Control Register to assert DBGRQ
1004 if (arm7_9->set_special_dbgrq) {
1005 arm7_9->set_special_dbgrq(target);
1007 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGRQ, 1, 1);
1008 embeddedice_store_reg(dbg_ctrl);
1013 /* program watchpoint unit to match on any address
1015 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_MASK], 0xffffffff);
1016 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_MASK], 0xffffffff);
1017 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE], EICE_W_CTRL_ENABLE);
1018 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_MASK], ~EICE_W_CTRL_nOPC & 0xff);
1021 target->debug_reason = DBG_REASON_DBGRQ;
1026 int arm7_9_debug_entry(target_t *target)
1031 u32 r0_thumb, pc_thumb;
1034 /* get pointers to arch-specific information */
1035 armv4_5_common_t *armv4_5 = target->arch_info;
1036 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1037 reg_t *dbg_stat = &arm7_9->eice_cache->reg_list[EICE_DBG_STAT];
1038 reg_t *dbg_ctrl = &arm7_9->eice_cache->reg_list[EICE_DBG_CTRL];
1040 #ifdef _DEBUG_ARM7_9_
1044 if (arm7_9->pre_debug_entry)
1045 arm7_9->pre_debug_entry(target);
1047 /* program EmbeddedICE Debug Control Register to assert DBGACK and INTDIS
1048 * ensure that DBGRQ is cleared
1050 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGACK, 1, 1);
1051 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGRQ, 1, 0);
1052 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_INTDIS, 1, 1);
1053 embeddedice_store_reg(dbg_ctrl);
1055 arm7_9_clear_halt(target);
1057 if ((retval = jtag_execute_queue()) != ERROR_OK)
1062 if ((retval = arm7_9->examine_debug_reason(target)) != ERROR_OK)
1066 if (target->state != TARGET_HALTED)
1068 LOG_WARNING("target not halted");
1069 return ERROR_TARGET_NOT_HALTED;
1072 /* if the target is in Thumb state, change to ARM state */
1073 if (buf_get_u32(dbg_stat->value, EICE_DBG_STATUS_ITBIT, 1))
1075 LOG_DEBUG("target entered debug from Thumb state");
1076 /* Entered debug from Thumb mode */
1077 armv4_5->core_state = ARMV4_5_STATE_THUMB;
1078 arm7_9->change_to_arm(target, &r0_thumb, &pc_thumb);
1079 LOG_DEBUG("r0_thumb: 0x%8.8x, pc_thumb: 0x%8.8x", r0_thumb, pc_thumb);
1083 LOG_DEBUG("target entered debug from ARM state");
1084 /* Entered debug from ARM mode */
1085 armv4_5->core_state = ARMV4_5_STATE_ARM;
1088 for (i = 0; i < 16; i++)
1089 context_p[i] = &context[i];
1090 /* save core registers (r0 - r15 of current core mode) */
1091 arm7_9->read_core_regs(target, 0xffff, context_p);
1093 arm7_9->read_xpsr(target, &cpsr, 0);
1095 if ((retval = jtag_execute_queue()) != ERROR_OK)
1098 /* if the core has been executing in Thumb state, set the T bit */
1099 if (armv4_5->core_state == ARMV4_5_STATE_THUMB)
1102 buf_set_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 32, cpsr);
1103 armv4_5->core_cache->reg_list[ARMV4_5_CPSR].dirty = 0;
1104 armv4_5->core_cache->reg_list[ARMV4_5_CPSR].valid = 1;
1106 armv4_5->core_mode = cpsr & 0x1f;
1108 if (armv4_5_mode_to_number(armv4_5->core_mode) == -1)
1110 target->state = TARGET_UNKNOWN;
1111 LOG_ERROR("cpsr contains invalid mode value - communication failure");
1112 return ERROR_TARGET_FAILURE;
1115 LOG_DEBUG("target entered debug state in %s mode", armv4_5_mode_strings[armv4_5_mode_to_number(armv4_5->core_mode)]);
1117 if (armv4_5->core_state == ARMV4_5_STATE_THUMB)
1119 LOG_DEBUG("thumb state, applying fixups");
1120 context[0] = r0_thumb;
1121 context[15] = pc_thumb;
1122 } else if (armv4_5->core_state == ARMV4_5_STATE_ARM)
1124 /* adjust value stored by STM */
1125 context[15] -= 3 * 4;
1128 if ((target->debug_reason == DBG_REASON_BREAKPOINT)
1129 || (target->debug_reason == DBG_REASON_SINGLESTEP)
1130 || (target->debug_reason == DBG_REASON_WATCHPOINT)
1131 || (target->debug_reason == DBG_REASON_WPTANDBKPT)
1132 || ((target->debug_reason == DBG_REASON_DBGRQ) && (arm7_9->use_dbgrq == 0)))
1133 context[15] -= 3 * ((armv4_5->core_state == ARMV4_5_STATE_ARM) ? 4 : 2);
1134 else if (target->debug_reason == DBG_REASON_DBGRQ)
1135 context[15] -= arm7_9->dbgreq_adjust_pc * ((armv4_5->core_state == ARMV4_5_STATE_ARM) ? 4 : 2);
1138 LOG_ERROR("unknown debug reason: %i", target->debug_reason);
1141 if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
1144 for (i=0; i<=15; i++)
1146 LOG_DEBUG("r%i: 0x%8.8x", i, context[i]);
1147 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).value, 0, 32, context[i]);
1148 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).dirty = 0;
1149 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).valid = 1;
1152 LOG_DEBUG("entered debug state at PC 0x%x", context[15]);
1154 if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
1157 /* exceptions other than USR & SYS have a saved program status register */
1158 if ((armv4_5->core_mode != ARMV4_5_MODE_USR) && (armv4_5->core_mode != ARMV4_5_MODE_SYS))
1161 arm7_9->read_xpsr(target, &spsr, 1);
1162 jtag_execute_queue();
1163 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, 16).value, 0, 32, spsr);
1164 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, 16).dirty = 0;
1165 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, 16).valid = 1;
1168 /* r0 and r15 (pc) have to be restored later */
1169 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, 0).dirty = ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, 0).valid;
1170 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, 15).dirty = ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, 15).valid;
1172 if ((retval = jtag_execute_queue()) != ERROR_OK)
1175 if (arm7_9->post_debug_entry)
1176 arm7_9->post_debug_entry(target);
1181 int arm7_9_full_context(target_t *target)
1185 armv4_5_common_t *armv4_5 = target->arch_info;
1186 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1190 if (target->state != TARGET_HALTED)
1192 LOG_WARNING("target not halted");
1193 return ERROR_TARGET_NOT_HALTED;
1196 if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
1199 /* iterate through processor modes (User, FIQ, IRQ, SVC, ABT, UND)
1200 * SYS shares registers with User, so we don't touch SYS
1202 for(i = 0; i < 6; i++)
1209 /* check if there are invalid registers in the current mode
1211 for (j = 0; j <= 16; j++)
1213 if (ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), j).valid == 0)
1221 /* change processor mode (and mask T bit) */
1222 tmp_cpsr = buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & 0xE0;
1223 tmp_cpsr |= armv4_5_number_to_mode(i);
1225 arm7_9->write_xpsr_im8(target, tmp_cpsr & 0xff, 0, 0);
1227 for (j = 0; j < 15; j++)
1229 if (ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), j).valid == 0)
1231 reg_p[j] = (u32*)ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), j).value;
1233 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), j).valid = 1;
1234 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), j).dirty = 0;
1238 /* if only the PSR is invalid, mask is all zeroes */
1240 arm7_9->read_core_regs(target, mask, reg_p);
1242 /* check if the PSR has to be read */
1243 if (ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), 16).valid == 0)
1245 arm7_9->read_xpsr(target, (u32*)ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), 16).value, 1);
1246 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), 16).valid = 1;
1247 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), 16).dirty = 0;
1252 /* restore processor mode (mask T bit) */
1253 arm7_9->write_xpsr_im8(target, buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & ~0x20, 0, 0);
1255 if ((retval = jtag_execute_queue()) != ERROR_OK)
1262 int arm7_9_restore_context(target_t *target)
1264 armv4_5_common_t *armv4_5 = target->arch_info;
1265 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1267 armv4_5_core_reg_t *reg_arch_info;
1268 enum armv4_5_mode current_mode = armv4_5->core_mode;
1275 if (target->state != TARGET_HALTED)
1277 LOG_WARNING("target not halted");
1278 return ERROR_TARGET_NOT_HALTED;
1281 if (arm7_9->pre_restore_context)
1282 arm7_9->pre_restore_context(target);
1284 if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
1287 /* iterate through processor modes (User, FIQ, IRQ, SVC, ABT, UND)
1288 * SYS shares registers with User, so we don't touch SYS
1290 for (i = 0; i < 6; i++)
1292 LOG_DEBUG("examining %s mode", armv4_5_mode_strings[i]);
1295 /* check if there are dirty registers in the current mode
1297 for (j = 0; j <= 16; j++)
1299 reg = &ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), j);
1300 reg_arch_info = reg->arch_info;
1301 if (reg->dirty == 1)
1303 if (reg->valid == 1)
1306 LOG_DEBUG("examining dirty reg: %s", reg->name);
1307 if ((reg_arch_info->mode != ARMV4_5_MODE_ANY)
1308 && (reg_arch_info->mode != current_mode)
1309 && !((reg_arch_info->mode == ARMV4_5_MODE_USR) && (armv4_5->core_mode == ARMV4_5_MODE_SYS))
1310 && !((reg_arch_info->mode == ARMV4_5_MODE_SYS) && (armv4_5->core_mode == ARMV4_5_MODE_USR)))
1313 LOG_DEBUG("require mode change");
1318 LOG_ERROR("BUG: dirty register '%s', but no valid data", reg->name);
1333 /* change processor mode (mask T bit) */
1334 tmp_cpsr = buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & 0xE0;
1335 tmp_cpsr |= armv4_5_number_to_mode(i);
1337 arm7_9->write_xpsr_im8(target, tmp_cpsr & 0xff, 0, 0);
1338 current_mode = armv4_5_number_to_mode(i);
1341 for (j = 0; j <= 14; j++)
1343 reg = &ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), j);
1344 reg_arch_info = reg->arch_info;
1347 if (reg->dirty == 1)
1349 regs[j] = buf_get_u32(reg->value, 0, 32);
1354 LOG_DEBUG("writing register %i of mode %s with value 0x%8.8x", j, armv4_5_mode_strings[i], regs[j]);
1360 arm7_9->write_core_regs(target, mask, regs);
1363 reg = &ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5_number_to_mode(i), 16);
1364 reg_arch_info = reg->arch_info;
1365 if ((reg->dirty) && (reg_arch_info->mode != ARMV4_5_MODE_ANY))
1367 LOG_DEBUG("writing SPSR of mode %i with value 0x%8.8x", i, buf_get_u32(reg->value, 0, 32));
1368 arm7_9->write_xpsr(target, buf_get_u32(reg->value, 0, 32), 1);
1373 if ((armv4_5->core_cache->reg_list[ARMV4_5_CPSR].dirty == 0) && (armv4_5->core_mode != current_mode))
1375 /* restore processor mode (mask T bit) */
1378 tmp_cpsr = buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & 0xE0;
1379 tmp_cpsr |= armv4_5_number_to_mode(i);
1381 LOG_DEBUG("writing lower 8 bit of cpsr with value 0x%2.2x", tmp_cpsr);
1382 arm7_9->write_xpsr_im8(target, tmp_cpsr & 0xff, 0, 0);
1384 else if (armv4_5->core_cache->reg_list[ARMV4_5_CPSR].dirty == 1)
1386 /* CPSR has been changed, full restore necessary (mask T bit) */
1387 LOG_DEBUG("writing cpsr with value 0x%8.8x", buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 32));
1388 arm7_9->write_xpsr(target, buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 32) & ~0x20, 0);
1389 armv4_5->core_cache->reg_list[ARMV4_5_CPSR].dirty = 0;
1390 armv4_5->core_cache->reg_list[ARMV4_5_CPSR].valid = 1;
1394 LOG_DEBUG("writing PC with value 0x%8.8x", buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32));
1395 arm7_9->write_pc(target, buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32));
1396 armv4_5->core_cache->reg_list[15].dirty = 0;
1398 if (arm7_9->post_restore_context)
1399 arm7_9->post_restore_context(target);
1404 int arm7_9_restart_core(struct target_s *target)
1406 armv4_5_common_t *armv4_5 = target->arch_info;
1407 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1408 arm_jtag_t *jtag_info = &arm7_9->jtag_info;
1410 /* set RESTART instruction */
1411 jtag_add_end_state(TAP_RTI);
1412 if (arm7_9->need_bypass_before_restart) {
1413 arm7_9->need_bypass_before_restart = 0;
1414 arm_jtag_set_instr(jtag_info, 0xf, NULL);
1416 arm_jtag_set_instr(jtag_info, 0x4, NULL);
1418 jtag_add_runtest(1, TAP_RTI);
1419 return jtag_execute_queue();
1422 void arm7_9_enable_watchpoints(struct target_s *target)
1424 watchpoint_t *watchpoint = target->watchpoints;
1428 if (watchpoint->set == 0)
1429 arm7_9_set_watchpoint(target, watchpoint);
1430 watchpoint = watchpoint->next;
1434 void arm7_9_enable_breakpoints(struct target_s *target)
1436 breakpoint_t *breakpoint = target->breakpoints;
1438 /* set any pending breakpoints */
1441 if (breakpoint->set == 0)
1442 arm7_9_set_breakpoint(target, breakpoint);
1443 breakpoint = breakpoint->next;
1447 void arm7_9_disable_bkpts_and_wpts(struct target_s *target)
1449 breakpoint_t *breakpoint = target->breakpoints;
1450 watchpoint_t *watchpoint = target->watchpoints;
1452 /* set any pending breakpoints */
1455 if (breakpoint->set != 0)
1456 arm7_9_unset_breakpoint(target, breakpoint);
1457 breakpoint = breakpoint->next;
1462 if (watchpoint->set != 0)
1463 arm7_9_unset_watchpoint(target, watchpoint);
1464 watchpoint = watchpoint->next;
1468 int arm7_9_resume(struct target_s *target, int current, u32 address, int handle_breakpoints, int debug_execution)
1470 armv4_5_common_t *armv4_5 = target->arch_info;
1471 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1472 breakpoint_t *breakpoint = target->breakpoints;
1473 reg_t *dbg_ctrl = &arm7_9->eice_cache->reg_list[EICE_DBG_CTRL];
1478 if (target->state != TARGET_HALTED)
1480 LOG_WARNING("target not halted");
1481 return ERROR_TARGET_NOT_HALTED;
1484 if (!debug_execution)
1486 target_free_all_working_areas(target);
1489 /* current = 1: continue on current pc, otherwise continue at <address> */
1491 buf_set_u32(armv4_5->core_cache->reg_list[15].value, 0, 32, address);
1493 /* the front-end may request us not to handle breakpoints */
1494 if (handle_breakpoints)
1496 if ((breakpoint = breakpoint_find(target, buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32))))
1498 LOG_DEBUG("unset breakpoint at 0x%8.8x", breakpoint->address);
1499 arm7_9_unset_breakpoint(target, breakpoint);
1501 LOG_DEBUG("enable single-step");
1502 arm7_9->enable_single_step(target);
1504 target->debug_reason = DBG_REASON_SINGLESTEP;
1506 arm7_9_restore_context(target);
1508 if (armv4_5->core_state == ARMV4_5_STATE_ARM)
1509 arm7_9->branch_resume(target);
1510 else if (armv4_5->core_state == ARMV4_5_STATE_THUMB)
1512 arm7_9->branch_resume_thumb(target);
1516 LOG_ERROR("unhandled core state");
1520 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGACK, 1, 0);
1521 embeddedice_write_reg(dbg_ctrl, buf_get_u32(dbg_ctrl->value, 0, dbg_ctrl->size));
1522 err = arm7_9_execute_sys_speed(target);
1524 LOG_DEBUG("disable single-step");
1525 arm7_9->disable_single_step(target);
1527 if (err != ERROR_OK)
1529 arm7_9_set_breakpoint(target, breakpoint);
1530 target->state = TARGET_UNKNOWN;
1534 arm7_9_debug_entry(target);
1535 LOG_DEBUG("new PC after step: 0x%8.8x", buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32));
1537 LOG_DEBUG("set breakpoint at 0x%8.8x", breakpoint->address);
1538 arm7_9_set_breakpoint(target, breakpoint);
1542 /* enable any pending breakpoints and watchpoints */
1543 arm7_9_enable_breakpoints(target);
1544 arm7_9_enable_watchpoints(target);
1546 arm7_9_restore_context(target);
1548 if (armv4_5->core_state == ARMV4_5_STATE_ARM)
1550 arm7_9->branch_resume(target);
1552 else if (armv4_5->core_state == ARMV4_5_STATE_THUMB)
1554 arm7_9->branch_resume_thumb(target);
1558 LOG_ERROR("unhandled core state");
1562 /* deassert DBGACK and INTDIS */
1563 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGACK, 1, 0);
1564 /* INTDIS only when we really resume, not during debug execution */
1565 if (!debug_execution)
1566 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_INTDIS, 1, 0);
1567 embeddedice_write_reg(dbg_ctrl, buf_get_u32(dbg_ctrl->value, 0, dbg_ctrl->size));
1569 arm7_9_restart_core(target);
1571 target->debug_reason = DBG_REASON_NOTHALTED;
1573 if (!debug_execution)
1575 /* registers are now invalid */
1576 armv4_5_invalidate_core_regs(target);
1577 target->state = TARGET_RUNNING;
1578 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
1582 target->state = TARGET_DEBUG_RUNNING;
1583 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
1586 LOG_DEBUG("target resumed");
1591 void arm7_9_enable_eice_step(target_t *target)
1593 armv4_5_common_t *armv4_5 = target->arch_info;
1594 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1596 /* setup an inverse breakpoint on the current PC
1597 * - comparator 1 matches the current address
1598 * - rangeout from comparator 1 is connected to comparator 0 rangein
1599 * - comparator 0 matches any address, as long as rangein is low */
1600 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_MASK], 0xffffffff);
1601 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_MASK], 0xffffffff);
1602 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE], EICE_W_CTRL_ENABLE);
1603 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_MASK], ~(EICE_W_CTRL_RANGE|EICE_W_CTRL_nOPC) & 0xff);
1604 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W1_ADDR_VALUE], buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32));
1605 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W1_ADDR_MASK], 0);
1606 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W1_DATA_MASK], 0xffffffff);
1607 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_VALUE], 0x0);
1608 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_MASK], ~EICE_W_CTRL_nOPC & 0xff);
1611 void arm7_9_disable_eice_step(target_t *target)
1613 armv4_5_common_t *armv4_5 = target->arch_info;
1614 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1616 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W0_ADDR_MASK]);
1617 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W0_DATA_MASK]);
1618 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_VALUE]);
1619 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W0_CONTROL_MASK]);
1620 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W1_ADDR_VALUE]);
1621 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W1_ADDR_MASK]);
1622 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W1_DATA_MASK]);
1623 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_MASK]);
1624 embeddedice_store_reg(&arm7_9->eice_cache->reg_list[EICE_W1_CONTROL_VALUE]);
1627 int arm7_9_step(struct target_s *target, int current, u32 address, int handle_breakpoints)
1629 armv4_5_common_t *armv4_5 = target->arch_info;
1630 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1631 breakpoint_t *breakpoint = NULL;
1634 if (target->state != TARGET_HALTED)
1636 LOG_WARNING("target not halted");
1637 return ERROR_TARGET_NOT_HALTED;
1640 /* current = 1: continue on current pc, otherwise continue at <address> */
1642 buf_set_u32(armv4_5->core_cache->reg_list[15].value, 0, 32, address);
1644 /* the front-end may request us not to handle breakpoints */
1645 if (handle_breakpoints)
1646 if ((breakpoint = breakpoint_find(target, buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32))))
1647 arm7_9_unset_breakpoint(target, breakpoint);
1649 target->debug_reason = DBG_REASON_SINGLESTEP;
1651 arm7_9_restore_context(target);
1653 arm7_9->enable_single_step(target);
1655 if (armv4_5->core_state == ARMV4_5_STATE_ARM)
1657 arm7_9->branch_resume(target);
1659 else if (armv4_5->core_state == ARMV4_5_STATE_THUMB)
1661 arm7_9->branch_resume_thumb(target);
1665 LOG_ERROR("unhandled core state");
1669 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
1671 err = arm7_9_execute_sys_speed(target);
1672 arm7_9->disable_single_step(target);
1674 /* registers are now invalid */
1675 armv4_5_invalidate_core_regs(target);
1677 if (err != ERROR_OK)
1679 target->state = TARGET_UNKNOWN;
1681 arm7_9_debug_entry(target);
1682 target_call_event_callbacks(target, TARGET_EVENT_HALTED);
1683 LOG_DEBUG("target stepped");
1687 arm7_9_set_breakpoint(target, breakpoint);
1693 int arm7_9_read_core_reg(struct target_s *target, int num, enum armv4_5_mode mode)
1698 armv4_5_common_t *armv4_5 = target->arch_info;
1699 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1701 if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
1704 enum armv4_5_mode reg_mode = ((armv4_5_core_reg_t*)ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).arch_info)->mode;
1706 if ((num < 0) || (num > 16))
1707 return ERROR_INVALID_ARGUMENTS;
1709 if ((mode != ARMV4_5_MODE_ANY)
1710 && (mode != armv4_5->core_mode)
1711 && (reg_mode != ARMV4_5_MODE_ANY))
1715 /* change processor mode (mask T bit) */
1716 tmp_cpsr = buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & 0xE0;
1719 arm7_9->write_xpsr_im8(target, tmp_cpsr & 0xff, 0, 0);
1722 if ((num >= 0) && (num <= 15))
1724 /* read a normal core register */
1725 reg_p[num] = &value;
1727 arm7_9->read_core_regs(target, 1 << num, reg_p);
1731 /* read a program status register
1732 * if the register mode is MODE_ANY, we read the cpsr, otherwise a spsr
1734 armv4_5_core_reg_t *arch_info = ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).arch_info;
1735 int spsr = (arch_info->mode == ARMV4_5_MODE_ANY) ? 0 : 1;
1737 arm7_9->read_xpsr(target, &value, spsr);
1740 if ((retval = jtag_execute_queue()) != ERROR_OK)
1745 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).valid = 1;
1746 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).dirty = 0;
1747 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).value, 0, 32, value);
1749 if ((mode != ARMV4_5_MODE_ANY)
1750 && (mode != armv4_5->core_mode)
1751 && (reg_mode != ARMV4_5_MODE_ANY)) {
1752 /* restore processor mode (mask T bit) */
1753 arm7_9->write_xpsr_im8(target, buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & ~0x20, 0, 0);
1760 int arm7_9_write_core_reg(struct target_s *target, int num, enum armv4_5_mode mode, u32 value)
1763 armv4_5_common_t *armv4_5 = target->arch_info;
1764 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1766 if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
1769 enum armv4_5_mode reg_mode = ((armv4_5_core_reg_t*)ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).arch_info)->mode;
1771 if ((num < 0) || (num > 16))
1772 return ERROR_INVALID_ARGUMENTS;
1774 if ((mode != ARMV4_5_MODE_ANY)
1775 && (mode != armv4_5->core_mode)
1776 && (reg_mode != ARMV4_5_MODE_ANY)) {
1779 /* change processor mode (mask T bit) */
1780 tmp_cpsr = buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & 0xE0;
1783 arm7_9->write_xpsr_im8(target, tmp_cpsr & 0xff, 0, 0);
1786 if ((num >= 0) && (num <= 15))
1788 /* write a normal core register */
1791 arm7_9->write_core_regs(target, 1 << num, reg);
1795 /* write a program status register
1796 * if the register mode is MODE_ANY, we write the cpsr, otherwise a spsr
1798 armv4_5_core_reg_t *arch_info = ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).arch_info;
1799 int spsr = (arch_info->mode == ARMV4_5_MODE_ANY) ? 0 : 1;
1801 /* if we're writing the CPSR, mask the T bit */
1805 arm7_9->write_xpsr(target, value, spsr);
1808 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).valid = 1;
1809 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).dirty = 0;
1811 if ((mode != ARMV4_5_MODE_ANY)
1812 && (mode != armv4_5->core_mode)
1813 && (reg_mode != ARMV4_5_MODE_ANY)) {
1814 /* restore processor mode (mask T bit) */
1815 arm7_9->write_xpsr_im8(target, buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & ~0x20, 0, 0);
1818 return jtag_execute_queue();
1821 int arm7_9_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)
1823 armv4_5_common_t *armv4_5 = target->arch_info;
1824 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1827 int num_accesses = 0;
1828 int thisrun_accesses;
1834 LOG_DEBUG("address: 0x%8.8x, size: 0x%8.8x, count: 0x%8.8x", address, size, count);
1836 if (target->state != TARGET_HALTED)
1838 LOG_WARNING("target not halted");
1839 return ERROR_TARGET_NOT_HALTED;
1842 /* sanitize arguments */
1843 if (((size != 4) && (size != 2) && (size != 1)) || (count == 0) || !(buffer))
1844 return ERROR_INVALID_ARGUMENTS;
1846 if (((size == 4) && (address & 0x3u)) || ((size == 2) && (address & 0x1u)))
1847 return ERROR_TARGET_UNALIGNED_ACCESS;
1849 /* load the base register with the address of the first word */
1851 arm7_9->write_core_regs(target, 0x1, reg);
1856 while (num_accesses < count)
1859 thisrun_accesses = ((count - num_accesses) >= 14) ? 14 : (count - num_accesses);
1860 reg_list = (0xffff >> (15 - thisrun_accesses)) & 0xfffe;
1862 if (last_reg <= thisrun_accesses)
1863 last_reg = thisrun_accesses;
1865 arm7_9->load_word_regs(target, reg_list);
1867 /* fast memory reads are only safe when the target is running
1868 * from a sufficiently high clock (32 kHz is usually too slow)
1870 if (arm7_9->fast_memory_access)
1871 arm7_9_execute_fast_sys_speed(target);
1873 arm7_9_execute_sys_speed(target);
1875 arm7_9->read_core_regs_target_buffer(target, reg_list, buffer, 4);
1877 /* advance buffer, count number of accesses */
1878 buffer += thisrun_accesses * 4;
1879 num_accesses += thisrun_accesses;
1883 while (num_accesses < count)
1886 thisrun_accesses = ((count - num_accesses) >= 14) ? 14 : (count - num_accesses);
1887 reg_list = (0xffff >> (15 - thisrun_accesses)) & 0xfffe;
1889 for (i = 1; i <= thisrun_accesses; i++)
1893 arm7_9->load_hword_reg(target, i);
1894 /* fast memory reads are only safe when the target is running
1895 * from a sufficiently high clock (32 kHz is usually too slow)
1897 if (arm7_9->fast_memory_access)
1898 arm7_9_execute_fast_sys_speed(target);
1900 arm7_9_execute_sys_speed(target);
1903 arm7_9->read_core_regs_target_buffer(target, reg_list, buffer, 2);
1905 /* advance buffer, count number of accesses */
1906 buffer += thisrun_accesses * 2;
1907 num_accesses += thisrun_accesses;
1911 while (num_accesses < count)
1914 thisrun_accesses = ((count - num_accesses) >= 14) ? 14 : (count - num_accesses);
1915 reg_list = (0xffff >> (15 - thisrun_accesses)) & 0xfffe;
1917 for (i = 1; i <= thisrun_accesses; i++)
1921 arm7_9->load_byte_reg(target, i);
1922 /* fast memory reads are only safe when the target is running
1923 * from a sufficiently high clock (32 kHz is usually too slow)
1925 if (arm7_9->fast_memory_access)
1926 arm7_9_execute_fast_sys_speed(target);
1928 arm7_9_execute_sys_speed(target);
1931 arm7_9->read_core_regs_target_buffer(target, reg_list, buffer, 1);
1933 /* advance buffer, count number of accesses */
1934 buffer += thisrun_accesses * 1;
1935 num_accesses += thisrun_accesses;
1939 LOG_ERROR("BUG: we shouldn't get here");
1944 if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
1947 for (i=0; i<=last_reg; i++)
1948 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).dirty = ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).valid;
1950 arm7_9->read_xpsr(target, &cpsr, 0);
1951 if ((retval = jtag_execute_queue()) != ERROR_OK)
1953 LOG_ERROR("JTAG error while reading cpsr");
1954 return ERROR_TARGET_DATA_ABORT;
1957 if (((cpsr & 0x1f) == ARMV4_5_MODE_ABT) && (armv4_5->core_mode != ARMV4_5_MODE_ABT))
1959 LOG_WARNING("memory read caused data abort (address: 0x%8.8x, size: 0x%x, count: 0x%x)", address, size, count);
1961 arm7_9->write_xpsr_im8(target, buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & ~0x20, 0, 0);
1963 return ERROR_TARGET_DATA_ABORT;
1969 int arm7_9_write_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)
1971 armv4_5_common_t *armv4_5 = target->arch_info;
1972 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
1973 reg_t *dbg_ctrl = &arm7_9->eice_cache->reg_list[EICE_DBG_CTRL];
1976 int num_accesses = 0;
1977 int thisrun_accesses;
1983 #ifdef _DEBUG_ARM7_9_
1984 LOG_DEBUG("address: 0x%8.8x, size: 0x%8.8x, count: 0x%8.8x", address, size, count);
1987 if (target->state != TARGET_HALTED)
1989 LOG_WARNING("target not halted");
1990 return ERROR_TARGET_NOT_HALTED;
1993 /* sanitize arguments */
1994 if (((size != 4) && (size != 2) && (size != 1)) || (count == 0) || !(buffer))
1995 return ERROR_INVALID_ARGUMENTS;
1997 if (((size == 4) && (address & 0x3u)) || ((size == 2) && (address & 0x1u)))
1998 return ERROR_TARGET_UNALIGNED_ACCESS;
2000 /* load the base register with the address of the first word */
2002 arm7_9->write_core_regs(target, 0x1, reg);
2004 /* Clear DBGACK, to make sure memory fetches work as expected */
2005 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGACK, 1, 0);
2006 embeddedice_store_reg(dbg_ctrl);
2011 while (num_accesses < count)
2014 thisrun_accesses = ((count - num_accesses) >= 14) ? 14 : (count - num_accesses);
2015 reg_list = (0xffff >> (15 - thisrun_accesses)) & 0xfffe;
2017 for (i = 1; i <= thisrun_accesses; i++)
2021 reg[i] = target_buffer_get_u32(target, buffer);
2025 arm7_9->write_core_regs(target, reg_list, reg);
2027 arm7_9->store_word_regs(target, reg_list);
2029 /* fast memory writes are only safe when the target is running
2030 * from a sufficiently high clock (32 kHz is usually too slow)
2032 if (arm7_9->fast_memory_access)
2033 arm7_9_execute_fast_sys_speed(target);
2035 arm7_9_execute_sys_speed(target);
2037 num_accesses += thisrun_accesses;
2041 while (num_accesses < count)
2044 thisrun_accesses = ((count - num_accesses) >= 14) ? 14 : (count - num_accesses);
2045 reg_list = (0xffff >> (15 - thisrun_accesses)) & 0xfffe;
2047 for (i = 1; i <= thisrun_accesses; i++)
2051 reg[i] = target_buffer_get_u16(target, buffer) & 0xffff;
2055 arm7_9->write_core_regs(target, reg_list, reg);
2057 for (i = 1; i <= thisrun_accesses; i++)
2059 arm7_9->store_hword_reg(target, i);
2061 /* fast memory writes are only safe when the target is running
2062 * from a sufficiently high clock (32 kHz is usually too slow)
2064 if (arm7_9->fast_memory_access)
2065 arm7_9_execute_fast_sys_speed(target);
2067 arm7_9_execute_sys_speed(target);
2070 num_accesses += thisrun_accesses;
2074 while (num_accesses < count)
2077 thisrun_accesses = ((count - num_accesses) >= 14) ? 14 : (count - num_accesses);
2078 reg_list = (0xffff >> (15 - thisrun_accesses)) & 0xfffe;
2080 for (i = 1; i <= thisrun_accesses; i++)
2084 reg[i] = *buffer++ & 0xff;
2087 arm7_9->write_core_regs(target, reg_list, reg);
2089 for (i = 1; i <= thisrun_accesses; i++)
2091 arm7_9->store_byte_reg(target, i);
2092 /* fast memory writes are only safe when the target is running
2093 * from a sufficiently high clock (32 kHz is usually too slow)
2095 if (arm7_9->fast_memory_access)
2096 arm7_9_execute_fast_sys_speed(target);
2098 arm7_9_execute_sys_speed(target);
2101 num_accesses += thisrun_accesses;
2105 LOG_ERROR("BUG: we shouldn't get here");
2111 buf_set_u32(dbg_ctrl->value, EICE_DBG_CONTROL_DBGACK, 1, 1);
2112 embeddedice_store_reg(dbg_ctrl);
2114 if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
2117 for (i=0; i<=last_reg; i++)
2118 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).dirty = ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, i).valid;
2120 arm7_9->read_xpsr(target, &cpsr, 0);
2121 if ((retval = jtag_execute_queue()) != ERROR_OK)
2123 LOG_ERROR("JTAG error while reading cpsr");
2124 return ERROR_TARGET_DATA_ABORT;
2127 if (((cpsr & 0x1f) == ARMV4_5_MODE_ABT) && (armv4_5->core_mode != ARMV4_5_MODE_ABT))
2129 LOG_WARNING("memory write caused data abort (address: 0x%8.8x, size: 0x%x, count: 0x%x)", address, size, count);
2131 arm7_9->write_xpsr_im8(target, buf_get_u32(armv4_5->core_cache->reg_list[ARMV4_5_CPSR].value, 0, 8) & ~0x20, 0, 0);
2133 return ERROR_TARGET_DATA_ABORT;
2139 static const u32 dcc_code[] =
2141 /* MRC TST BNE MRC STR B */
2142 0xee101e10, 0xe3110001, 0x0afffffc, 0xee111e10, 0xe4801004, 0xeafffff9
2145 int arm7_9_bulk_write_memory(target_t *target, u32 address, u32 count, u8 *buffer)
2147 armv4_5_common_t *armv4_5 = target->arch_info;
2148 arm7_9_common_t *arm7_9 = armv4_5->arch_info;
2149 enum armv4_5_state core_state = armv4_5->core_state;
2150 u32 r0 = buf_get_u32(armv4_5->core_cache->reg_list[0].value, 0, 32);
2151 u32 r1 = buf_get_u32(armv4_5->core_cache->reg_list[1].value, 0, 32);
2152 u32 pc = buf_get_u32(armv4_5->core_cache->reg_list[15].value, 0, 32);
2155 if (!arm7_9->dcc_downloads)
2156 return target->type->write_memory(target, address, 4, count, buffer);
2158 /* regrab previously allocated working_area, or allocate a new one */
2159 if (!arm7_9->dcc_working_area)
2161 u8 dcc_code_buf[6 * 4];
2163 /* make sure we have a working area */
2164 if (target_alloc_working_area(target, 24, &arm7_9->dcc_working_area) != ERROR_OK)
2166 LOG_INFO("no working area available, falling back to memory writes");
2167 return target->type->write_memory(target, address, 4, count, buffer);
2170 /* copy target instructions to target endianness */
2171 for (i = 0; i < 6; i++)
2173 target_buffer_set_u32(target, dcc_code_buf + i*4, dcc_code[i]);
2176 /* write DCC code to working area */
2177 target->type->write_memory(target, arm7_9->dcc_working_area->address, 4, 6, dcc_code_buf);
2180 buf_set_u32(armv4_5->core_cache->reg_list[0].value, 0, 32, address);
2181 armv4_5->core_cache->reg_list[0].valid = 1;
2182 armv4_5->core_cache->reg_list[0].dirty = 1;
2183 armv4_5->core_state = ARMV4_5_STATE_ARM;
2185 arm7_9_resume(target, 0, arm7_9->dcc_working_area->address, 1, 1);
2187 int little=target->endianness==TARGET_LITTLE_ENDIAN;
2190 /* Handle first & last using standard embeddedice_write_reg and the middle ones w/the
2191 core function repeated.
2193 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_COMMS_DATA], fast_target_buffer_get_u32(buffer, little));
2196 embeddedice_reg_t *ice_reg = arm7_9->eice_cache->reg_list[EICE_COMMS_DATA].arch_info;
2197 u8 reg_addr = ice_reg->addr & 0x1f;
2198 int chain_pos = ice_reg->jtag_info->chain_pos;
2200 embeddedice_write_dcc(chain_pos, reg_addr, buffer, little, count-2);
2201 buffer += (count-2)*4;
2203 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_COMMS_DATA], fast_target_buffer_get_u32(buffer, little));
2206 for (i = 0; i < count; i++)
2208 embeddedice_write_reg(&arm7_9->eice_cache->reg_list[EICE_COMMS_DATA], fast_target_buffer_get_u32(buffer, little));
2213 target_halt(target);
2215 for (i=0; i<100; i++)
2217 target_poll(target);
2218 if (target->state == TARGET_HALTED)
2220 usleep(1000); /* sleep 1ms */
2224 LOG_ERROR("bulk write timed out, target not halted");
2225 return ERROR_TARGET_TIMEOUT;
2228 /* restore target state */
2229 buf_set_u32(armv4_5->core_cache->reg_list[0].value, 0, 32, r0);
2230 armv4_5->core_cache->reg_list[0].valid = 1;
2231 armv4_5->core_cache->reg_list[0].dirty = 1;
2232 buf_set_u32(armv4_5->core_cache->reg_list[1].value, 0, 32, r1);
2233 armv4_5->core_cache->reg_list[1].valid = 1;
2234 armv4_5->core_cache->reg_list[1].dirty = 1;
2235 buf_set_u32(armv4_5->core_cache->reg_list[15].value, 0, 32, pc);
2236 armv4_5->core_cache->reg_list[15].valid = 1;
2237 armv4_5->core_cache->reg_list[15].dirty = 1;
2238 armv4_5->core_state = core_state;
2243 int arm7_9_checksum_memory(struct target_s *target, u32 address, u32 count, u32* checksum)
2245 working_area_t *crc_algorithm;
2246 armv4_5_algorithm_t armv4_5_info;
2247 reg_param_t reg_params[2];
2250 u32 arm7_9_crc_code[] = {
2251 0xE1A02000, /* mov r2, r0 */
2252 0xE3E00000, /* mov r0, #0xffffffff */
2253 0xE1A03001, /* mov r3, r1 */
2254 0xE3A04000, /* mov r4, #0 */
2255 0xEA00000B, /* b ncomp */
2257 0xE7D21004, /* ldrb r1, [r2, r4] */
2258 0xE59F7030, /* ldr r7, CRC32XOR */
2259 0xE0200C01, /* eor r0, r0, r1, asl 24 */
2260 0xE3A05000, /* mov r5, #0 */
2262 0xE3500000, /* cmp r0, #0 */
2263 0xE1A06080, /* mov r6, r0, asl #1 */
2264 0xE2855001, /* add r5, r5, #1 */
2265 0xE1A00006, /* mov r0, r6 */
2266 0xB0260007, /* eorlt r0, r6, r7 */
2267 0xE3550008, /* cmp r5, #8 */
2268 0x1AFFFFF8, /* bne loop */
2269 0xE2844001, /* add r4, r4, #1 */
2271 0xE1540003, /* cmp r4, r3 */
2272 0x1AFFFFF1, /* bne nbyte */
2274 0xEAFFFFFE, /* b end */
2275 0x04C11DB7 /* CRC32XOR: .word 0x04C11DB7 */
2280 if (target_alloc_working_area(target, sizeof(arm7_9_crc_code), &crc_algorithm) != ERROR_OK)
2282 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
2285 /* convert flash writing code into a buffer in target endianness */
2286 for (i = 0; i < (sizeof(arm7_9_crc_code)/sizeof(u32)); i++)
2287 target_write_u32(target, crc_algorithm->address + i*sizeof(u32), arm7_9_crc_code[i]);
2289 armv4_5_info.common_magic = ARMV4_5_COMMON_MAGIC;
2290 armv4_5_info.core_mode = ARMV4_5_MODE_SVC;
2291 armv4_5_info.core_state = ARMV4_5_STATE_ARM;
2293 init_reg_param(®_params[0], "r0", 32, PARAM_IN_OUT);
2294 init_reg_param(®_params[1], "r1", 32, PARAM_OUT);
2296 buf_set_u32(reg_params[0].value, 0, 32, address);
2297 buf_set_u32(reg_params[1].value, 0, 32, count);
2299 if ((retval = target->type->run_algorithm(target, 0, NULL, 2, reg_params,
2300 crc_algorithm->address, crc_algorithm->address + (sizeof(arm7_9_crc_code) - 8), 20000, &armv4_5_info)) != ERROR_OK)
2302 LOG_ERROR("error executing arm7_9 crc algorithm");
2303 destroy_reg_param(®_params[0]);
2304 destroy_reg_param(®_params[1]);
2305 target_free_working_area(target, crc_algorithm);
2309 *checksum = buf_get_u32(reg_params[0].value, 0, 32);
2311 destroy_reg_param(®_params[0]);
2312 destroy_reg_param(®_params[1]);
2314 target_free_working_area(target, crc_algorithm);
2319 int arm7_9_blank_check_memory(struct target_s *target, u32 address, u32 count, u32* blank)
2321 working_area_t *erase_check_algorithm;
2322 reg_param_t reg_params[3];
2323 armv4_5_algorithm_t armv4_5_info;
2327 u32 erase_check_code[] =
2330 0xe4d03001, /* ldrb r3, [r0], #1 */
2331 0xe0022003, /* and r2, r2, r3 */
2332 0xe2511001, /* subs r1, r1, #1 */
2333 0x1afffffb, /* bne loop */
2335 0xeafffffe /* b end */
2338 /* make sure we have a working area */
2339 if (target_alloc_working_area(target, sizeof(erase_check_code), &erase_check_algorithm) != ERROR_OK)
2341 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
2344 /* convert flash writing code into a buffer in target endianness */
2345 for (i = 0; i < (sizeof(erase_check_code)/sizeof(u32)); i++)
2346 target_write_u32(target, erase_check_algorithm->address + i*sizeof(u32), erase_check_code[i]);
2348 armv4_5_info.common_magic = ARMV4_5_COMMON_MAGIC;
2349 armv4_5_info.core_mode = ARMV4_5_MODE_SVC;
2350 armv4_5_info.core_state = ARMV4_5_STATE_ARM;
2352 init_reg_param(®_params[0], "r0", 32, PARAM_OUT);
2353 buf_set_u32(reg_params[0].value, 0, 32, address);
2355 init_reg_param(®_params[1], "r1", 32, PARAM_OUT);
2356 buf_set_u32(reg_params[1].value, 0, 32, count);
2358 init_reg_param(®_params[2], "r2", 32, PARAM_IN_OUT);
2359 buf_set_u32(reg_params[2].value, 0, 32, 0xff);
2361 if ((retval = target->type->run_algorithm(target, 0, NULL, 3, reg_params,
2362 erase_check_algorithm->address, erase_check_algorithm->address + (sizeof(erase_check_code) - 4), 10000, &armv4_5_info)) != ERROR_OK)
2364 destroy_reg_param(®_params[0]);
2365 destroy_reg_param(®_params[1]);
2366 destroy_reg_param(®_params[2]);
2367 target_free_working_area(target, erase_check_algorithm);
2371 *blank = buf_get_u32(reg_params[2].value, 0, 32);
2373 destroy_reg_param(®_params[0]);
2374 destroy_reg_param(®_params[1]);
2375 destroy_reg_param(®_params[2]);
2377 target_free_working_area(target, erase_check_algorithm);
2382 int arm7_9_register_commands(struct command_context_s *cmd_ctx)
2384 command_t *arm7_9_cmd;
2386 arm7_9_cmd = register_command(cmd_ctx, NULL, "arm7_9", NULL, COMMAND_ANY, "arm7/9 specific commands");
2388 register_command(cmd_ctx, arm7_9_cmd, "write_xpsr", handle_arm7_9_write_xpsr_command, COMMAND_EXEC, "write program status register <value> <not cpsr|spsr>");
2389 register_command(cmd_ctx, arm7_9_cmd, "write_xpsr_im8", handle_arm7_9_write_xpsr_im8_command, COMMAND_EXEC, "write program status register <8bit immediate> <rotate> <not cpsr|spsr>");
2391 register_command(cmd_ctx, arm7_9_cmd, "write_core_reg", handle_arm7_9_write_core_reg_command, COMMAND_EXEC, "write core register <num> <mode> <value>");
2393 register_command(cmd_ctx, arm7_9_cmd, "sw_bkpts", handle_arm7_9_sw_bkpts_command, COMMAND_EXEC, "support for software breakpoints <enable|disable>");
2394 register_command(cmd_ctx, arm7_9_cmd, "force_hw_bkpts", handle_arm7_9_force_hw_bkpts_command, COMMAND_EXEC, "use hardware breakpoints for all breakpoints (disables sw breakpoint support) <enable|disable>");
2395 register_command(cmd_ctx, arm7_9_cmd, "dbgrq", handle_arm7_9_dbgrq_command,
2396 COMMAND_ANY, "use EmbeddedICE dbgrq instead of breakpoint for target halt requests <enable|disable>");
2397 register_command(cmd_ctx, arm7_9_cmd, "fast_writes", handle_arm7_9_fast_memory_access_command,
2398 COMMAND_ANY, "(deprecated, see: arm7_9 fast_memory_access)");
2399 register_command(cmd_ctx, arm7_9_cmd, "fast_memory_access", handle_arm7_9_fast_memory_access_command,
2400 COMMAND_ANY, "use fast memory accesses instead of slower but potentially unsafe slow accesses <enable|disable>");
2401 register_command(cmd_ctx, arm7_9_cmd, "dcc_downloads", handle_arm7_9_dcc_downloads_command,
2402 COMMAND_ANY, "use DCC downloads for larger memory writes <enable|disable>");
2404 armv4_5_register_commands(cmd_ctx);
2406 etm_register_commands(cmd_ctx);
2411 int handle_arm7_9_write_xpsr_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
2416 target_t *target = get_current_target(cmd_ctx);
2417 armv4_5_common_t *armv4_5;
2418 arm7_9_common_t *arm7_9;
2420 if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
2422 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
2426 if (target->state != TARGET_HALTED)
2428 command_print(cmd_ctx, "can't write registers while running");
2434 command_print(cmd_ctx, "usage: write_xpsr <value> <not cpsr|spsr>");
2438 value = strtoul(args[0], NULL, 0);
2439 spsr = strtol(args[1], NULL, 0);
2441 /* if we're writing the CPSR, mask the T bit */
2445 arm7_9->write_xpsr(target, value, spsr);
2446 if ((retval = jtag_execute_queue()) != ERROR_OK)
2448 LOG_ERROR("JTAG error while writing to xpsr");
2455 int handle_arm7_9_write_xpsr_im8_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
2461 target_t *target = get_current_target(cmd_ctx);
2462 armv4_5_common_t *armv4_5;
2463 arm7_9_common_t *arm7_9;
2465 if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
2467 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
2471 if (target->state != TARGET_HALTED)
2473 command_print(cmd_ctx, "can't write registers while running");
2479 command_print(cmd_ctx, "usage: write_xpsr_im8 <im8> <rotate> <not cpsr|spsr>");
2483 value = strtoul(args[0], NULL, 0);
2484 rotate = strtol(args[1], NULL, 0);
2485 spsr = strtol(args[2], NULL, 0);
2487 arm7_9->write_xpsr_im8(target, value, rotate, spsr);
2488 if ((retval = jtag_execute_queue()) != ERROR_OK)
2490 LOG_ERROR("JTAG error while writing 8-bit immediate to xpsr");
2497 int handle_arm7_9_write_core_reg_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
2502 target_t *target = get_current_target(cmd_ctx);
2503 armv4_5_common_t *armv4_5;
2504 arm7_9_common_t *arm7_9;
2506 if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
2508 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
2512 if (target->state != TARGET_HALTED)
2514 command_print(cmd_ctx, "can't write registers while running");
2520 command_print(cmd_ctx, "usage: write_core_reg <num> <mode> <value>");
2524 num = strtol(args[0], NULL, 0);
2525 mode = strtoul(args[1], NULL, 0);
2526 value = strtoul(args[2], NULL, 0);
2528 arm7_9_write_core_reg(target, num, mode, value);
2533 int handle_arm7_9_sw_bkpts_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
2535 target_t *target = get_current_target(cmd_ctx);
2536 armv4_5_common_t *armv4_5;
2537 arm7_9_common_t *arm7_9;
2539 if (target->state != TARGET_HALTED)
2541 LOG_ERROR("target not halted");
2542 return ERROR_TARGET_NOT_HALTED;
2545 if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
2547 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
2553 command_print(cmd_ctx, "software breakpoints %s", (arm7_9->sw_bkpts_enabled) ? "enabled" : "disabled");
2557 if (strcmp("enable", args[0]) == 0)
2559 if (arm7_9->sw_bkpts_use_wp)
2561 arm7_9_enable_sw_bkpts(target);
2565 arm7_9->sw_bkpts_enabled = 1;
2568 else if (strcmp("disable", args[0]) == 0)
2570 if (arm7_9->sw_bkpts_use_wp)
2572 arm7_9_disable_sw_bkpts(target);
2576 arm7_9->sw_bkpts_enabled = 0;
2581 command_print(cmd_ctx, "usage: arm7_9 sw_bkpts <enable|disable>");
2584 command_print(cmd_ctx, "software breakpoints %s", (arm7_9->sw_bkpts_enabled) ? "enabled" : "disabled");
2589 int handle_arm7_9_force_hw_bkpts_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
2591 target_t *target = get_current_target(cmd_ctx);
2592 armv4_5_common_t *armv4_5;
2593 arm7_9_common_t *arm7_9;
2595 if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
2597 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
2601 if ((argc >= 1) && (strcmp("enable", args[0]) == 0))
2603 arm7_9->force_hw_bkpts = 1;
2604 if (arm7_9->sw_bkpts_use_wp)
2606 arm7_9_disable_sw_bkpts(target);
2609 else if ((argc >= 1) && (strcmp("disable", args[0]) == 0))
2611 arm7_9->force_hw_bkpts = 0;
2615 command_print(cmd_ctx, "usage: arm7_9 force_hw_bkpts <enable|disable>");
2618 command_print(cmd_ctx, "force hardware breakpoints %s", (arm7_9->force_hw_bkpts) ? "enabled" : "disabled");
2623 int handle_arm7_9_dbgrq_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
2625 target_t *target = get_current_target(cmd_ctx);
2626 armv4_5_common_t *armv4_5;
2627 arm7_9_common_t *arm7_9;
2629 if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
2631 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
2637 if (strcmp("enable", args[0]) == 0)
2639 arm7_9->use_dbgrq = 1;
2641 else if (strcmp("disable", args[0]) == 0)
2643 arm7_9->use_dbgrq = 0;
2647 command_print(cmd_ctx, "usage: arm7_9 dbgrq <enable|disable>");
2651 command_print(cmd_ctx, "use of EmbeddedICE dbgrq instead of breakpoint for target halt %s", (arm7_9->use_dbgrq) ? "enabled" : "disabled");
2656 int handle_arm7_9_fast_memory_access_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
2658 target_t *target = get_current_target(cmd_ctx);
2659 armv4_5_common_t *armv4_5;
2660 arm7_9_common_t *arm7_9;
2662 if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
2664 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
2670 if (strcmp("enable", args[0]) == 0)
2672 arm7_9->fast_memory_access = 1;
2674 else if (strcmp("disable", args[0]) == 0)
2676 arm7_9->fast_memory_access = 0;
2680 command_print(cmd_ctx, "usage: arm7_9 fast_memory_access <enable|disable>");
2684 command_print(cmd_ctx, "fast memory access is %s", (arm7_9->fast_memory_access) ? "enabled" : "disabled");
2689 int handle_arm7_9_dcc_downloads_command(struct command_context_s *cmd_ctx, char *cmd, char **args, int argc)
2691 target_t *target = get_current_target(cmd_ctx);
2692 armv4_5_common_t *armv4_5;
2693 arm7_9_common_t *arm7_9;
2695 if (arm7_9_get_arch_pointers(target, &armv4_5, &arm7_9) != ERROR_OK)
2697 command_print(cmd_ctx, "current target isn't an ARM7/ARM9 target");
2703 if (strcmp("enable", args[0]) == 0)
2705 arm7_9->dcc_downloads = 1;
2707 else if (strcmp("disable", args[0]) == 0)
2709 arm7_9->dcc_downloads = 0;
2713 command_print(cmd_ctx, "usage: arm7_9 dcc_downloads <enable|disable>");
2717 command_print(cmd_ctx, "dcc downloads are %s", (arm7_9->dcc_downloads) ? "enabled" : "disabled");
2722 int arm7_9_init_arch_info(target_t *target, arm7_9_common_t *arm7_9)
2724 armv4_5_common_t *armv4_5 = &arm7_9->armv4_5_common;
2726 arm7_9->common_magic = ARM7_9_COMMON_MAGIC;
2728 arm_jtag_setup_connection(&arm7_9->jtag_info);
2729 arm7_9->wp_available = 2;
2730 arm7_9->wp0_used = 0;
2731 arm7_9->wp1_used = 0;
2732 arm7_9->force_hw_bkpts = 0;
2733 arm7_9->use_dbgrq = 0;
2735 arm7_9->etm_ctx = NULL;
2736 arm7_9->has_single_step = 0;
2737 arm7_9->has_monitor_mode = 0;
2738 arm7_9->has_vector_catch = 0;
2740 arm7_9->debug_entry_from_reset = 0;
2742 arm7_9->dcc_working_area = NULL;
2744 arm7_9->fast_memory_access = fast_and_dangerous;
2745 arm7_9->dcc_downloads = fast_and_dangerous;
2747 arm7_9->need_bypass_before_restart = 0;
2749 armv4_5->arch_info = arm7_9;
2750 armv4_5->read_core_reg = arm7_9_read_core_reg;
2751 armv4_5->write_core_reg = arm7_9_write_core_reg;
2752 armv4_5->full_context = arm7_9_full_context;
2754 armv4_5_init_arch_info(target, armv4_5);
2756 target_register_timer_callback(arm7_9_handle_target_request, 1, 1, target);