1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * Copyright (C) 2009 by Dirk Behme *
12 * dirk.behme@gmail.com - copy from cortex_m3 *
14 * This program is free software; you can redistribute it and/or modify *
15 * it under the terms of the GNU General Public License as published by *
16 * the Free Software Foundation; either version 2 of the License, or *
17 * (at your option) any later version. *
19 * This program is distributed in the hope that it will be useful, *
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
22 * GNU General Public License for more details. *
24 * You should have received a copy of the GNU General Public License *
25 * along with this program; if not, write to the *
26 * Free Software Foundation, Inc., *
27 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
29 * Cortex-A8(tm) TRM, ARM DDI 0344H *
31 ***************************************************************************/
36 #include "breakpoints.h"
37 #include "cortex_a8.h"
39 #include "target_request.h"
40 #include "target_type.h"
42 static int cortex_a8_poll(struct target *target);
43 static int cortex_a8_debug_entry(struct target *target);
44 static int cortex_a8_restore_context(struct target *target);
45 static int cortex_a8_set_breakpoint(struct target *target,
46 struct breakpoint *breakpoint, uint8_t matchmode);
47 static int cortex_a8_unset_breakpoint(struct target *target,
48 struct breakpoint *breakpoint);
49 static int cortex_a8_dap_read_coreregister_u32(struct target *target,
50 uint32_t *value, int regnum);
51 static int cortex_a8_dap_write_coreregister_u32(struct target *target,
52 uint32_t value, int regnum);
54 * FIXME do topology discovery using the ROM; don't
55 * assume this is an OMAP3.
57 #define swjdp_memoryap 0
58 #define swjdp_debugap 1
59 #define OMAP3530_DEBUG_BASE 0x54011000
62 * Cortex-A8 Basic debug access, very low level assumes state is saved
64 static int cortex_a8_init_debug_access(struct target *target)
66 struct armv7a_common *armv7a = target_to_armv7a(target);
67 struct swjdp_common *swjdp = &armv7a->swjdp_info;
74 /* Unlocking the debug registers for modification */
75 /* The debugport might be uninitialised so try twice */
76 retval = mem_ap_write_atomic_u32(swjdp, armv7a->debug_base + CPUDBG_LOCKACCESS, 0xC5ACCE55);
77 if (retval != ERROR_OK)
78 mem_ap_write_atomic_u32(swjdp, armv7a->debug_base + CPUDBG_LOCKACCESS, 0xC5ACCE55);
79 /* Clear Sticky Power Down status Bit in PRSR to enable access to
80 the registers in the Core Power Domain */
81 retval = mem_ap_read_atomic_u32(swjdp, armv7a->debug_base + CPUDBG_PRSR, &dummy);
82 /* Enabling of instruction execution in debug mode is done in debug_entry code */
84 /* Resync breakpoint registers */
86 /* Since this is likley called from init or reset, update targtet state information*/
87 cortex_a8_poll(target);
92 int cortex_a8_exec_opcode(struct target *target, uint32_t opcode)
96 struct armv7a_common *armv7a = target_to_armv7a(target);
97 struct swjdp_common *swjdp = &armv7a->swjdp_info;
99 LOG_DEBUG("exec opcode 0x%08" PRIx32, opcode);
102 retval = mem_ap_read_atomic_u32(swjdp,
103 armv7a->debug_base + CPUDBG_DSCR, &dscr);
104 if (retval != ERROR_OK)
106 LOG_ERROR("Could not read DSCR register, opcode = 0x%08" PRIx32, opcode);
110 while ((dscr & (1 << DSCR_INSTR_COMP)) == 0); /* Wait for InstrCompl bit to be set */
112 mem_ap_write_u32(swjdp, armv7a->debug_base + CPUDBG_ITR, opcode);
116 retval = mem_ap_read_atomic_u32(swjdp,
117 armv7a->debug_base + CPUDBG_DSCR, &dscr);
118 if (retval != ERROR_OK)
120 LOG_ERROR("Could not read DSCR register");
124 while ((dscr & (1 << DSCR_INSTR_COMP)) == 0); /* Wait for InstrCompl bit to be set */
129 /**************************************************************************
130 Read core register with very few exec_opcode, fast but needs work_area.
131 This can cause problems with MMU active.
132 **************************************************************************/
133 static int cortex_a8_read_regs_through_mem(struct target *target, uint32_t address,
136 int retval = ERROR_OK;
137 struct armv7a_common *armv7a = target_to_armv7a(target);
138 struct swjdp_common *swjdp = &armv7a->swjdp_info;
140 cortex_a8_dap_read_coreregister_u32(target, regfile, 0);
141 cortex_a8_dap_write_coreregister_u32(target, address, 0);
142 cortex_a8_exec_opcode(target, ARMV4_5_STMIA(0, 0xFFFE, 0, 0));
143 dap_ap_select(swjdp, swjdp_memoryap);
144 mem_ap_read_buf_u32(swjdp, (uint8_t *)(®file[1]), 4*15, address);
145 dap_ap_select(swjdp, swjdp_debugap);
150 static int cortex_a8_read_cp(struct target *target, uint32_t *value, uint8_t CP,
151 uint8_t op1, uint8_t CRn, uint8_t CRm, uint8_t op2)
154 struct armv7a_common *armv7a = target_to_armv7a(target);
155 struct swjdp_common *swjdp = &armv7a->swjdp_info;
157 cortex_a8_exec_opcode(target, ARMV4_5_MRC(CP, op1, 0, CRn, CRm, op2));
158 /* Move R0 to DTRTX */
159 cortex_a8_exec_opcode(target, ARMV4_5_MCR(14, 0, 0, 0, 5, 0));
162 retval = mem_ap_read_atomic_u32(swjdp,
163 armv7a->debug_base + CPUDBG_DTRTX, value);
168 static int cortex_a8_write_cp(struct target *target, uint32_t value,
169 uint8_t CP, uint8_t op1, uint8_t CRn, uint8_t CRm, uint8_t op2)
173 struct armv7a_common *armv7a = target_to_armv7a(target);
174 struct swjdp_common *swjdp = &armv7a->swjdp_info;
176 LOG_DEBUG("CP%i, CRn %i, value 0x%08" PRIx32, CP, CRn, value);
178 /* Check that DCCRX is not full */
179 retval = mem_ap_read_atomic_u32(swjdp,
180 armv7a->debug_base + CPUDBG_DSCR, &dscr);
181 if (dscr & (1 << DSCR_DTR_RX_FULL))
183 LOG_ERROR("DSCR_DTR_RX_FULL, dscr 0x%08" PRIx32, dscr);
184 /* Clear DCCRX with MCR(p14, 0, Rd, c0, c5, 0), opcode 0xEE000E15 */
185 cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
188 retval = mem_ap_write_u32(swjdp,
189 armv7a->debug_base + CPUDBG_DTRRX, value);
190 /* Move DTRRX to r0 */
191 cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
193 cortex_a8_exec_opcode(target, ARMV4_5_MCR(CP, op1, 0, CRn, CRm, op2));
197 static int cortex_a8_read_cp15(struct target *target, uint32_t op1, uint32_t op2,
198 uint32_t CRn, uint32_t CRm, uint32_t *value)
200 return cortex_a8_read_cp(target, value, 15, op1, CRn, CRm, op2);
203 static int cortex_a8_write_cp15(struct target *target, uint32_t op1, uint32_t op2,
204 uint32_t CRn, uint32_t CRm, uint32_t value)
206 return cortex_a8_write_cp(target, value, 15, op1, CRn, CRm, op2);
209 static int cortex_a8_mrc(struct target *target, int cpnum, uint32_t op1, uint32_t op2, uint32_t CRn, uint32_t CRm, uint32_t *value)
213 LOG_ERROR("Only cp15 is supported");
216 return cortex_a8_read_cp15(target, op1, op2, CRn, CRm, value);
219 static int cortex_a8_mcr(struct target *target, int cpnum, uint32_t op1, uint32_t op2, uint32_t CRn, uint32_t CRm, uint32_t value)
223 LOG_ERROR("Only cp15 is supported");
226 return cortex_a8_write_cp15(target, op1, op2, CRn, CRm, value);
231 static int cortex_a8_dap_read_coreregister_u32(struct target *target,
232 uint32_t *value, int regnum)
234 int retval = ERROR_OK;
235 uint8_t reg = regnum&0xFF;
237 struct armv7a_common *armv7a = target_to_armv7a(target);
238 struct swjdp_common *swjdp = &armv7a->swjdp_info;
245 /* Rn to DCCTX, "MCR p14, 0, Rn, c0, c5, 0" 0xEE00nE15 */
246 cortex_a8_exec_opcode(target, ARMV4_5_MCR(14, 0, reg, 0, 5, 0));
250 /* "MOV r0, r15"; then move r0 to DCCTX */
251 cortex_a8_exec_opcode(target, 0xE1A0000F);
252 cortex_a8_exec_opcode(target, ARMV4_5_MCR(14, 0, 0, 0, 5, 0));
256 /* "MRS r0, CPSR"; then move r0 to DCCTX */
257 cortex_a8_exec_opcode(target, ARMV4_5_MRS(0, 0));
258 cortex_a8_exec_opcode(target, ARMV4_5_MCR(14, 0, 0, 0, 5, 0));
264 retval = mem_ap_read_atomic_u32(swjdp,
265 armv7a->debug_base + CPUDBG_DSCR, &dscr);
267 while ((dscr & (1 << DSCR_DTR_TX_FULL)) == 0); /* Wait for DTRRXfull */
269 retval = mem_ap_read_atomic_u32(swjdp,
270 armv7a->debug_base + CPUDBG_DTRTX, value);
275 static int cortex_a8_dap_write_coreregister_u32(struct target *target, uint32_t value, int regnum)
277 int retval = ERROR_OK;
278 uint8_t Rd = regnum&0xFF;
280 struct armv7a_common *armv7a = target_to_armv7a(target);
281 struct swjdp_common *swjdp = &armv7a->swjdp_info;
283 LOG_DEBUG("register %i, value 0x%08" PRIx32, regnum, value);
285 /* Check that DCCRX is not full */
286 retval = mem_ap_read_atomic_u32(swjdp,
287 armv7a->debug_base + CPUDBG_DSCR, &dscr);
288 if (dscr & (1 << DSCR_DTR_RX_FULL))
290 LOG_ERROR("DSCR_DTR_RX_FULL, dscr 0x%08" PRIx32, dscr);
291 /* Clear DCCRX with MCR(p14, 0, Rd, c0, c5, 0), opcode 0xEE000E15 */
292 cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
299 retval = mem_ap_write_u32(swjdp,
300 armv7a->debug_base + CPUDBG_DTRRX, value);
304 /* DCCRX to Rd, MCR p14, 0, Rd, c0, c5, 0, 0xEE000E15 */
305 cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, Rd, 0, 5, 0));
309 cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
310 cortex_a8_exec_opcode(target, 0xE1A0F000);
314 cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
315 cortex_a8_exec_opcode(target, ARMV4_5_MSR_GP(0, 0xF, 0));
316 /* Execute a PrefetchFlush instruction through the ITR. */
317 cortex_a8_exec_opcode(target, ARMV4_5_MCR(15, 0, 0, 7, 5, 4));
323 /* Write to memory mapped registers directly with no cache or mmu handling */
324 static int cortex_a8_dap_write_memap_register_u32(struct target *target, uint32_t address, uint32_t value)
327 struct armv7a_common *armv7a = target_to_armv7a(target);
328 struct swjdp_common *swjdp = &armv7a->swjdp_info;
330 retval = mem_ap_write_atomic_u32(swjdp, address, value);
336 * Cortex-A8 Run control
339 static int cortex_a8_poll(struct target *target)
341 int retval = ERROR_OK;
343 struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
344 struct armv7a_common *armv7a = &cortex_a8->armv7a_common;
345 struct swjdp_common *swjdp = &armv7a->swjdp_info;
346 enum target_state prev_target_state = target->state;
347 uint8_t saved_apsel = dap_ap_get_select(swjdp);
349 dap_ap_select(swjdp, swjdp_debugap);
350 retval = mem_ap_read_atomic_u32(swjdp,
351 armv7a->debug_base + CPUDBG_DSCR, &dscr);
352 if (retval != ERROR_OK)
354 dap_ap_select(swjdp, saved_apsel);
357 cortex_a8->cpudbg_dscr = dscr;
359 if ((dscr & 0x3) == 0x3)
361 if (prev_target_state != TARGET_HALTED)
363 /* We have a halting debug event */
364 LOG_DEBUG("Target halted");
365 target->state = TARGET_HALTED;
366 if ((prev_target_state == TARGET_RUNNING)
367 || (prev_target_state == TARGET_RESET))
369 retval = cortex_a8_debug_entry(target);
370 if (retval != ERROR_OK)
373 target_call_event_callbacks(target,
374 TARGET_EVENT_HALTED);
376 if (prev_target_state == TARGET_DEBUG_RUNNING)
380 retval = cortex_a8_debug_entry(target);
381 if (retval != ERROR_OK)
384 target_call_event_callbacks(target,
385 TARGET_EVENT_DEBUG_HALTED);
389 else if ((dscr & 0x3) == 0x2)
391 target->state = TARGET_RUNNING;
395 LOG_DEBUG("Unknown target state dscr = 0x%08" PRIx32, dscr);
396 target->state = TARGET_UNKNOWN;
399 dap_ap_select(swjdp, saved_apsel);
404 static int cortex_a8_halt(struct target *target)
406 int retval = ERROR_OK;
408 struct armv7a_common *armv7a = target_to_armv7a(target);
409 struct swjdp_common *swjdp = &armv7a->swjdp_info;
410 uint8_t saved_apsel = dap_ap_get_select(swjdp);
411 dap_ap_select(swjdp, swjdp_debugap);
414 * Tell the core to be halted by writing DRCR with 0x1
415 * and then wait for the core to be halted.
417 retval = mem_ap_write_atomic_u32(swjdp,
418 armv7a->debug_base + CPUDBG_DRCR, 0x1);
421 * enter halting debug mode
423 mem_ap_read_atomic_u32(swjdp, armv7a->debug_base + CPUDBG_DSCR, &dscr);
424 retval = mem_ap_write_atomic_u32(swjdp,
425 armv7a->debug_base + CPUDBG_DSCR, dscr | (1 << DSCR_HALT_DBG_MODE));
427 if (retval != ERROR_OK)
431 mem_ap_read_atomic_u32(swjdp,
432 armv7a->debug_base + CPUDBG_DSCR, &dscr);
433 } while ((dscr & (1 << DSCR_CORE_HALTED)) == 0);
435 target->debug_reason = DBG_REASON_DBGRQ;
438 dap_ap_select(swjdp, saved_apsel);
442 static int cortex_a8_resume(struct target *target, int current,
443 uint32_t address, int handle_breakpoints, int debug_execution)
445 struct armv7a_common *armv7a = target_to_armv7a(target);
446 struct armv4_5_common_s *armv4_5 = &armv7a->armv4_5_common;
447 struct swjdp_common *swjdp = &armv7a->swjdp_info;
449 // struct breakpoint *breakpoint = NULL;
450 uint32_t resume_pc, dscr;
452 uint8_t saved_apsel = dap_ap_get_select(swjdp);
453 dap_ap_select(swjdp, swjdp_debugap);
455 if (!debug_execution)
457 target_free_all_working_areas(target);
458 // cortex_m3_enable_breakpoints(target);
459 // cortex_m3_enable_watchpoints(target);
465 /* Disable interrupts */
466 /* We disable interrupts in the PRIMASK register instead of
467 * masking with C_MASKINTS,
468 * This is probably the same issue as Cortex-M3 Errata 377493:
469 * C_MASKINTS in parallel with disabled interrupts can cause
470 * local faults to not be taken. */
471 buf_set_u32(armv7m->core_cache->reg_list[ARMV7M_PRIMASK].value, 0, 32, 1);
472 armv7m->core_cache->reg_list[ARMV7M_PRIMASK].dirty = 1;
473 armv7m->core_cache->reg_list[ARMV7M_PRIMASK].valid = 1;
475 /* Make sure we are in Thumb mode */
476 buf_set_u32(armv7m->core_cache->reg_list[ARMV7M_xPSR].value, 0, 32,
477 buf_get_u32(armv7m->core_cache->reg_list[ARMV7M_xPSR].value, 0, 32) | (1 << 24));
478 armv7m->core_cache->reg_list[ARMV7M_xPSR].dirty = 1;
479 armv7m->core_cache->reg_list[ARMV7M_xPSR].valid = 1;
483 /* current = 1: continue on current pc, otherwise continue at <address> */
484 resume_pc = buf_get_u32(
485 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
486 armv4_5->core_mode, 15).value,
491 /* Make sure that the Armv7 gdb thumb fixups does not
492 * kill the return address
494 if (armv7a->core_state == ARMV7A_STATE_ARM)
496 resume_pc &= 0xFFFFFFFC;
498 /* When the return address is loaded into PC
499 * bit 0 must be 1 to stay in Thumb state
501 if (armv7a->core_state == ARMV7A_STATE_THUMB)
505 LOG_DEBUG("resume pc = 0x%08" PRIx32, resume_pc);
506 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
507 armv4_5->core_mode, 15).value,
509 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
510 armv4_5->core_mode, 15).dirty = 1;
511 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
512 armv4_5->core_mode, 15).valid = 1;
514 cortex_a8_restore_context(target);
515 // arm7_9_restore_context(target); TODO Context is currently NOT Properly restored
517 /* the front-end may request us not to handle breakpoints */
518 if (handle_breakpoints)
520 /* Single step past breakpoint at current address */
521 if ((breakpoint = breakpoint_find(target, resume_pc)))
523 LOG_DEBUG("unset breakpoint at 0x%8.8x", breakpoint->address);
524 cortex_m3_unset_breakpoint(target, breakpoint);
525 cortex_m3_single_step_core(target);
526 cortex_m3_set_breakpoint(target, breakpoint);
531 /* Restart core and wait for it to be started */
532 mem_ap_write_atomic_u32(swjdp, armv7a->debug_base + CPUDBG_DRCR, 0x2);
535 mem_ap_read_atomic_u32(swjdp,
536 armv7a->debug_base + CPUDBG_DSCR, &dscr);
537 } while ((dscr & (1 << DSCR_CORE_RESTARTED)) == 0);
539 target->debug_reason = DBG_REASON_NOTHALTED;
540 target->state = TARGET_RUNNING;
542 /* registers are now invalid */
543 armv4_5_invalidate_core_regs(target);
545 if (!debug_execution)
547 target->state = TARGET_RUNNING;
548 target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
549 LOG_DEBUG("target resumed at 0x%" PRIx32, resume_pc);
553 target->state = TARGET_DEBUG_RUNNING;
554 target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
555 LOG_DEBUG("target debug resumed at 0x%" PRIx32, resume_pc);
558 dap_ap_select(swjdp, saved_apsel);
563 static int cortex_a8_debug_entry(struct target *target)
566 uint32_t regfile[16], pc, cpsr, dscr;
567 int retval = ERROR_OK;
568 struct working_area *regfile_working_area = NULL;
569 struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
570 struct armv7a_common *armv7a = target_to_armv7a(target);
571 struct armv4_5_common_s *armv4_5 = &armv7a->armv4_5_common;
572 struct swjdp_common *swjdp = &armv7a->swjdp_info;
575 LOG_DEBUG("dscr = 0x%08" PRIx32, cortex_a8->cpudbg_dscr);
577 /* Enable the ITR execution once we are in debug mode */
578 mem_ap_read_atomic_u32(swjdp,
579 armv7a->debug_base + CPUDBG_DSCR, &dscr);
580 dscr |= (1 << DSCR_EXT_INT_EN);
581 retval = mem_ap_write_atomic_u32(swjdp,
582 armv7a->debug_base + CPUDBG_DSCR, dscr);
584 /* Examine debug reason */
585 switch ((cortex_a8->cpudbg_dscr >> 2)&0xF)
589 target->debug_reason = DBG_REASON_DBGRQ;
593 target->debug_reason = DBG_REASON_BREAKPOINT;
596 target->debug_reason = DBG_REASON_WATCHPOINT;
599 target->debug_reason = DBG_REASON_UNDEFINED;
603 /* Examine target state and mode */
604 if (cortex_a8->fast_reg_read)
605 target_alloc_working_area(target, 64, ®file_working_area);
607 /* First load register acessible through core debug port*/
608 if (!regfile_working_area)
610 /* FIXME we don't actually need all these registers;
611 * reading them slows us down. Just R0, PC, CPSR...
613 for (i = 0; i <= 15; i++)
614 cortex_a8_dap_read_coreregister_u32(target,
619 dap_ap_select(swjdp, swjdp_memoryap);
620 cortex_a8_read_regs_through_mem(target,
621 regfile_working_area->address, regfile);
622 dap_ap_select(swjdp, swjdp_memoryap);
623 target_free_working_area(target, regfile_working_area);
626 /* read Current PSR */
627 cortex_a8_dap_read_coreregister_u32(target, &cpsr, 16);
629 dap_ap_select(swjdp, swjdp_debugap);
630 LOG_DEBUG("cpsr: %8.8" PRIx32, cpsr);
632 armv4_5->core_mode = cpsr & 0x1F;
633 armv7a->core_state = (cpsr & 0x20)
638 reg = armv4_5->core_cache->reg_list + ARMV4_5_CPSR;
639 buf_set_u32(reg->value, 0, 32, cpsr);
643 for (i = 0; i <= ARM_PC; i++)
645 reg = &ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
646 armv4_5->core_mode, i);
648 buf_set_u32(reg->value, 0, 32, regfile[i]);
653 /* Fixup PC Resume Address */
654 if (armv7a->core_state == ARMV7A_STATE_THUMB)
656 // T bit set for Thumb or ThumbEE state
657 regfile[ARM_PC] -= 4;
662 regfile[ARM_PC] -= 8;
664 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
665 armv4_5->core_mode, ARM_PC).value,
666 0, 32, regfile[ARM_PC]);
668 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, 0)
669 .dirty = ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
670 armv4_5->core_mode, 0).valid;
671 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, armv4_5->core_mode, 15)
672 .dirty = ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
673 armv4_5->core_mode, 15).valid;
676 /* TODO, Move this */
677 uint32_t cp15_control_register, cp15_cacr, cp15_nacr;
678 cortex_a8_read_cp(target, &cp15_control_register, 15, 0, 1, 0, 0);
679 LOG_DEBUG("cp15_control_register = 0x%08x", cp15_control_register);
681 cortex_a8_read_cp(target, &cp15_cacr, 15, 0, 1, 0, 2);
682 LOG_DEBUG("cp15 Coprocessor Access Control Register = 0x%08x", cp15_cacr);
684 cortex_a8_read_cp(target, &cp15_nacr, 15, 0, 1, 1, 2);
685 LOG_DEBUG("cp15 Nonsecure Access Control Register = 0x%08x", cp15_nacr);
688 /* Are we in an exception handler */
689 // armv4_5->exception_number = 0;
690 if (armv7a->post_debug_entry)
691 armv7a->post_debug_entry(target);
699 static void cortex_a8_post_debug_entry(struct target *target)
701 struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
702 struct armv7a_common *armv7a = &cortex_a8->armv7a_common;
704 // cortex_a8_read_cp(target, &cp15_control_register, 15, 0, 1, 0, 0);
705 /* examine cp15 control reg */
706 armv7a->read_cp15(target, 0, 0, 1, 0, &cortex_a8->cp15_control_reg);
707 jtag_execute_queue();
708 LOG_DEBUG("cp15_control_reg: %8.8" PRIx32, cortex_a8->cp15_control_reg);
710 if (armv7a->armv4_5_mmu.armv4_5_cache.ctype == -1)
712 uint32_t cache_type_reg;
713 /* identify caches */
714 armv7a->read_cp15(target, 0, 1, 0, 0, &cache_type_reg);
715 jtag_execute_queue();
716 /* FIXME the armv4_4 cache info DOES NOT APPLY to Cortex-A8 */
717 armv4_5_identify_cache(cache_type_reg,
718 &armv7a->armv4_5_mmu.armv4_5_cache);
721 armv7a->armv4_5_mmu.mmu_enabled =
722 (cortex_a8->cp15_control_reg & 0x1U) ? 1 : 0;
723 armv7a->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled =
724 (cortex_a8->cp15_control_reg & 0x4U) ? 1 : 0;
725 armv7a->armv4_5_mmu.armv4_5_cache.i_cache_enabled =
726 (cortex_a8->cp15_control_reg & 0x1000U) ? 1 : 0;
731 static int cortex_a8_step(struct target *target, int current, uint32_t address,
732 int handle_breakpoints)
734 struct armv7a_common *armv7a = target_to_armv7a(target);
735 struct armv4_5_common_s *armv4_5 = &armv7a->armv4_5_common;
736 struct breakpoint *breakpoint = NULL;
737 struct breakpoint stepbreakpoint;
741 if (target->state != TARGET_HALTED)
743 LOG_WARNING("target not halted");
744 return ERROR_TARGET_NOT_HALTED;
747 /* current = 1: continue on current pc, otherwise continue at <address> */
750 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
751 armv4_5->core_mode, ARM_PC).value,
756 address = buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
757 armv4_5->core_mode, ARM_PC).value,
761 /* The front-end may request us not to handle breakpoints.
762 * But since Cortex-A8 uses breakpoint for single step,
763 * we MUST handle breakpoints.
765 handle_breakpoints = 1;
766 if (handle_breakpoints) {
767 breakpoint = breakpoint_find(target,
768 buf_get_u32(ARMV4_5_CORE_REG_MODE(
770 armv4_5->core_mode, 15).value,
773 cortex_a8_unset_breakpoint(target, breakpoint);
776 /* Setup single step breakpoint */
777 stepbreakpoint.address = address;
778 stepbreakpoint.length = (armv7a->core_state == ARMV7A_STATE_THUMB) ? 2 : 4;
779 stepbreakpoint.type = BKPT_HARD;
780 stepbreakpoint.set = 0;
782 /* Break on IVA mismatch */
783 cortex_a8_set_breakpoint(target, &stepbreakpoint, 0x04);
785 target->debug_reason = DBG_REASON_SINGLESTEP;
787 cortex_a8_resume(target, 1, address, 0, 0);
789 while (target->state != TARGET_HALTED)
791 cortex_a8_poll(target);
794 LOG_WARNING("timeout waiting for target halt");
799 cortex_a8_unset_breakpoint(target, &stepbreakpoint);
800 if (timeout > 0) target->debug_reason = DBG_REASON_BREAKPOINT;
803 cortex_a8_set_breakpoint(target, breakpoint, 0);
805 if (target->state != TARGET_HALTED)
806 LOG_DEBUG("target stepped");
811 static int cortex_a8_restore_context(struct target *target)
815 struct armv7a_common *armv7a = target_to_armv7a(target);
816 struct armv4_5_common_s *armv4_5 = &armv7a->armv4_5_common;
820 if (armv7a->pre_restore_context)
821 armv7a->pre_restore_context(target);
823 for (i = 15; i >= 0; i--)
825 if (ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
826 armv4_5->core_mode, i).dirty)
828 value = buf_get_u32(ARMV4_5_CORE_REG_MODE(
830 armv4_5->core_mode, i).value,
832 /* TODO Check return values */
833 cortex_a8_dap_write_coreregister_u32(target, value, i);
837 if (armv7a->post_restore_context)
838 armv7a->post_restore_context(target);
846 * Cortex-A8 Core register functions
848 static int cortex_a8_load_core_reg_u32(struct target *target, int num,
849 armv4_5_mode_t mode, uint32_t * value)
852 struct armv4_5_common_s *armv4_5 = target_to_armv4_5(target);
854 if ((num <= ARM_CPSR))
856 /* read a normal core register */
857 retval = cortex_a8_dap_read_coreregister_u32(target, value, num);
859 if (retval != ERROR_OK)
861 LOG_ERROR("JTAG failure %i", retval);
862 return ERROR_JTAG_DEVICE_ERROR;
864 LOG_DEBUG("load from core reg %i value 0x%" PRIx32, num, *value);
868 return ERROR_INVALID_ARGUMENTS;
871 /* Register other than r0 - r14 uses r0 for access */
873 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
874 armv4_5->core_mode, 0).dirty =
875 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
876 armv4_5->core_mode, 0).valid;
877 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
878 armv4_5->core_mode, 15).dirty =
879 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
880 armv4_5->core_mode, 15).valid;
885 static int cortex_a8_store_core_reg_u32(struct target *target, int num,
886 armv4_5_mode_t mode, uint32_t value)
890 struct armv4_5_common_s *armv4_5 = target_to_armv4_5(target);
892 #ifdef ARMV7_GDB_HACKS
893 /* If the LR register is being modified, make sure it will put us
894 * in "thumb" mode, or an INVSTATE exception will occur. This is a
895 * hack to deal with the fact that gdb will sometimes "forge"
896 * return addresses, and doesn't set the LSB correctly (i.e., when
897 * printing expressions containing function calls, it sets LR=0.) */
903 if ((num <= ARM_CPSR))
905 retval = cortex_a8_dap_write_coreregister_u32(target, value, num);
906 if (retval != ERROR_OK)
908 LOG_ERROR("JTAG failure %i", retval);
909 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
910 armv4_5->core_mode, num).dirty =
911 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
912 armv4_5->core_mode, num).valid;
913 return ERROR_JTAG_DEVICE_ERROR;
915 LOG_DEBUG("write core reg %i value 0x%" PRIx32, num, value);
919 return ERROR_INVALID_ARGUMENTS;
927 static int cortex_a8_read_core_reg(struct target *target, int num,
928 enum armv4_5_mode mode)
932 struct armv4_5_common_s *armv4_5 = target_to_armv4_5(target);
934 /* FIXME cortex may not be in "mode" ... */
936 cortex_a8_dap_read_coreregister_u32(target, &value, num);
938 if ((retval = jtag_execute_queue()) != ERROR_OK)
943 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).valid = 1;
944 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).dirty = 0;
945 buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5->core_cache,
946 mode, num).value, 0, 32, value);
951 static int cortex_a8_write_core_reg(struct target *target, int num,
952 enum armv4_5_mode mode, uint32_t value)
955 struct armv4_5_common_s *armv4_5 = target_to_armv4_5(target);
957 /* FIXME cortex may not be in "mode" ... */
959 cortex_a8_dap_write_coreregister_u32(target, value, num);
960 if ((retval = jtag_execute_queue()) != ERROR_OK)
965 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).valid = 1;
966 ARMV4_5_CORE_REG_MODE(armv4_5->core_cache, mode, num).dirty = 0;
973 * Cortex-A8 Breakpoint and watchpoint fuctions
976 /* Setup hardware Breakpoint Register Pair */
977 static int cortex_a8_set_breakpoint(struct target *target,
978 struct breakpoint *breakpoint, uint8_t matchmode)
983 uint8_t byte_addr_select = 0x0F;
984 struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
985 struct armv7a_common *armv7a = &cortex_a8->armv7a_common;
986 struct cortex_a8_brp * brp_list = cortex_a8->brp_list;
990 LOG_WARNING("breakpoint already set");
994 if (breakpoint->type == BKPT_HARD)
996 while (brp_list[brp_i].used && (brp_i < cortex_a8->brp_num))
998 if (brp_i >= cortex_a8->brp_num)
1000 LOG_ERROR("ERROR Can not find free Breakpoint Register Pair");
1003 breakpoint->set = brp_i + 1;
1004 if (breakpoint->length == 2)
1006 byte_addr_select = (3 << (breakpoint->address & 0x02));
1008 control = ((matchmode & 0x7) << 20)
1009 | (byte_addr_select << 5)
1011 brp_list[brp_i].used = 1;
1012 brp_list[brp_i].value = (breakpoint->address & 0xFFFFFFFC);
1013 brp_list[brp_i].control = control;
1014 cortex_a8_dap_write_memap_register_u32(target, armv7a->debug_base
1015 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
1016 brp_list[brp_i].value);
1017 cortex_a8_dap_write_memap_register_u32(target, armv7a->debug_base
1018 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
1019 brp_list[brp_i].control);
1020 LOG_DEBUG("brp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1021 brp_list[brp_i].control,
1022 brp_list[brp_i].value);
1024 else if (breakpoint->type == BKPT_SOFT)
1027 if (breakpoint->length == 2)
1029 buf_set_u32(code, 0, 32, ARMV5_T_BKPT(0x11));
1033 buf_set_u32(code, 0, 32, ARMV5_BKPT(0x11));
1035 retval = target->type->read_memory(target,
1036 breakpoint->address & 0xFFFFFFFE,
1037 breakpoint->length, 1,
1038 breakpoint->orig_instr);
1039 if (retval != ERROR_OK)
1041 retval = target->type->write_memory(target,
1042 breakpoint->address & 0xFFFFFFFE,
1043 breakpoint->length, 1, code);
1044 if (retval != ERROR_OK)
1046 breakpoint->set = 0x11; /* Any nice value but 0 */
1052 static int cortex_a8_unset_breakpoint(struct target *target, struct breakpoint *breakpoint)
1055 struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
1056 struct armv7a_common *armv7a = &cortex_a8->armv7a_common;
1057 struct cortex_a8_brp * brp_list = cortex_a8->brp_list;
1059 if (!breakpoint->set)
1061 LOG_WARNING("breakpoint not set");
1065 if (breakpoint->type == BKPT_HARD)
1067 int brp_i = breakpoint->set - 1;
1068 if ((brp_i < 0) || (brp_i >= cortex_a8->brp_num))
1070 LOG_DEBUG("Invalid BRP number in breakpoint");
1073 LOG_DEBUG("rbp %i control 0x%0" PRIx32 " value 0x%0" PRIx32, brp_i,
1074 brp_list[brp_i].control, brp_list[brp_i].value);
1075 brp_list[brp_i].used = 0;
1076 brp_list[brp_i].value = 0;
1077 brp_list[brp_i].control = 0;
1078 cortex_a8_dap_write_memap_register_u32(target, armv7a->debug_base
1079 + CPUDBG_BCR_BASE + 4 * brp_list[brp_i].BRPn,
1080 brp_list[brp_i].control);
1081 cortex_a8_dap_write_memap_register_u32(target, armv7a->debug_base
1082 + CPUDBG_BVR_BASE + 4 * brp_list[brp_i].BRPn,
1083 brp_list[brp_i].value);
1087 /* restore original instruction (kept in target endianness) */
1088 if (breakpoint->length == 4)
1090 retval = target->type->write_memory(target,
1091 breakpoint->address & 0xFFFFFFFE,
1092 4, 1, breakpoint->orig_instr);
1093 if (retval != ERROR_OK)
1098 retval = target->type->write_memory(target,
1099 breakpoint->address & 0xFFFFFFFE,
1100 2, 1, breakpoint->orig_instr);
1101 if (retval != ERROR_OK)
1105 breakpoint->set = 0;
1110 int cortex_a8_add_breakpoint(struct target *target, struct breakpoint *breakpoint)
1112 struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
1114 if ((breakpoint->type == BKPT_HARD) && (cortex_a8->brp_num_available < 1))
1116 LOG_INFO("no hardware breakpoint available");
1117 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
1120 if (breakpoint->type == BKPT_HARD)
1121 cortex_a8->brp_num_available--;
1122 cortex_a8_set_breakpoint(target, breakpoint, 0x00); /* Exact match */
1127 static int cortex_a8_remove_breakpoint(struct target *target, struct breakpoint *breakpoint)
1129 struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
1132 /* It is perfectly possible to remove brakpoints while the taget is running */
1133 if (target->state != TARGET_HALTED)
1135 LOG_WARNING("target not halted");
1136 return ERROR_TARGET_NOT_HALTED;
1140 if (breakpoint->set)
1142 cortex_a8_unset_breakpoint(target, breakpoint);
1143 if (breakpoint->type == BKPT_HARD)
1144 cortex_a8->brp_num_available++ ;
1154 * Cortex-A8 Reset fuctions
1157 static int cortex_a8_assert_reset(struct target *target)
1162 /* registers are now invalid */
1163 armv4_5_invalidate_core_regs(target);
1165 target->state = TARGET_RESET;
1170 static int cortex_a8_deassert_reset(struct target *target)
1175 if (target->reset_halt)
1178 if ((retval = target_halt(target)) != ERROR_OK)
1186 * Cortex-A8 Memory access
1188 * This is same Cortex M3 but we must also use the correct
1189 * ap number for every access.
1192 static int cortex_a8_read_memory(struct target *target, uint32_t address,
1193 uint32_t size, uint32_t count, uint8_t *buffer)
1195 struct armv7a_common *armv7a = target_to_armv7a(target);
1196 struct swjdp_common *swjdp = &armv7a->swjdp_info;
1197 int retval = ERROR_INVALID_ARGUMENTS;
1199 /* cortex_a8 handles unaligned memory access */
1201 // ??? dap_ap_select(swjdp, swjdp_memoryap);
1203 if (count && buffer) {
1206 retval = mem_ap_read_buf_u32(swjdp, buffer, 4 * count, address);
1209 retval = mem_ap_read_buf_u16(swjdp, buffer, 2 * count, address);
1212 retval = mem_ap_read_buf_u8(swjdp, buffer, count, address);
1220 int cortex_a8_write_memory(struct target *target, uint32_t address,
1221 uint32_t size, uint32_t count, uint8_t *buffer)
1223 struct armv7a_common *armv7a = target_to_armv7a(target);
1224 struct swjdp_common *swjdp = &armv7a->swjdp_info;
1225 int retval = ERROR_INVALID_ARGUMENTS;
1227 // ??? dap_ap_select(swjdp, swjdp_memoryap);
1229 if (count && buffer) {
1232 retval = mem_ap_write_buf_u32(swjdp, buffer, 4 * count, address);
1235 retval = mem_ap_write_buf_u16(swjdp, buffer, 2 * count, address);
1238 retval = mem_ap_write_buf_u8(swjdp, buffer, count, address);
1243 if (retval == ERROR_OK && target->state == TARGET_HALTED)
1245 /* The Cache handling will NOT work with MMU active, the wrong addresses will be invalidated */
1246 /* invalidate I-Cache */
1247 if (armv7a->armv4_5_mmu.armv4_5_cache.i_cache_enabled)
1249 /* Invalidate ICache single entry with MVA, repeat this for all cache
1250 lines in the address range, Cortex-A8 has fixed 64 byte line length */
1251 /* Invalidate Cache single entry with MVA to PoU */
1252 for (uint32_t cacheline=address; cacheline<address+size*count; cacheline+=64)
1253 armv7a->write_cp15(target, 0, 1, 7, 5, cacheline); /* I-Cache to PoU */
1255 /* invalidate D-Cache */
1256 if (armv7a->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled)
1258 /* Invalidate Cache single entry with MVA to PoC */
1259 for (uint32_t cacheline=address; cacheline<address+size*count; cacheline+=64)
1260 armv7a->write_cp15(target, 0, 1, 7, 6, cacheline); /* U/D cache to PoC */
1267 static int cortex_a8_bulk_write_memory(struct target *target, uint32_t address,
1268 uint32_t count, uint8_t *buffer)
1270 return cortex_a8_write_memory(target, address, 4, count, buffer);
1274 static int cortex_a8_dcc_read(struct swjdp_common *swjdp, uint8_t *value, uint8_t *ctrl)
1279 mem_ap_read_buf_u16(swjdp, (uint8_t*)&dcrdr, 1, DCB_DCRDR);
1280 *ctrl = (uint8_t)dcrdr;
1281 *value = (uint8_t)(dcrdr >> 8);
1283 LOG_DEBUG("data 0x%x ctrl 0x%x", *value, *ctrl);
1285 /* write ack back to software dcc register
1286 * signify we have read data */
1287 if (dcrdr & (1 << 0))
1290 mem_ap_write_buf_u16(swjdp, (uint8_t*)&dcrdr, 1, DCB_DCRDR);
1297 static int cortex_a8_handle_target_request(void *priv)
1299 struct target *target = priv;
1300 struct armv7a_common *armv7a = target_to_armv7a(target);
1301 struct swjdp_common *swjdp = &armv7a->swjdp_info;
1303 if (!target_was_examined(target))
1305 if (!target->dbg_msg_enabled)
1308 if (target->state == TARGET_RUNNING)
1313 cortex_a8_dcc_read(swjdp, &data, &ctrl);
1315 /* check if we have data */
1316 if (ctrl & (1 << 0))
1320 /* we assume target is quick enough */
1322 cortex_a8_dcc_read(swjdp, &data, &ctrl);
1323 request |= (data << 8);
1324 cortex_a8_dcc_read(swjdp, &data, &ctrl);
1325 request |= (data << 16);
1326 cortex_a8_dcc_read(swjdp, &data, &ctrl);
1327 request |= (data << 24);
1328 target_request(target, request);
1336 * Cortex-A8 target information and configuration
1339 static int cortex_a8_examine(struct target *target)
1341 struct cortex_a8_common *cortex_a8 = target_to_cortex_a8(target);
1342 struct armv7a_common *armv7a = &cortex_a8->armv7a_common;
1343 struct swjdp_common *swjdp = &armv7a->swjdp_info;
1345 int retval = ERROR_OK;
1346 uint32_t didr, ctypr, ttypr, cpuid;
1350 /* Here we shall insert a proper ROM Table scan */
1351 armv7a->debug_base = OMAP3530_DEBUG_BASE;
1353 /* We do one extra read to ensure DAP is configured,
1354 * we call ahbap_debugport_init(swjdp) instead
1356 ahbap_debugport_init(swjdp);
1357 mem_ap_read_atomic_u32(swjdp, armv7a->debug_base + CPUDBG_CPUID, &cpuid);
1358 if ((retval = mem_ap_read_atomic_u32(swjdp,
1359 armv7a->debug_base + CPUDBG_CPUID, &cpuid)) != ERROR_OK)
1361 LOG_DEBUG("Examine failed");
1365 if ((retval = mem_ap_read_atomic_u32(swjdp,
1366 armv7a->debug_base + CPUDBG_CTYPR, &ctypr)) != ERROR_OK)
1368 LOG_DEBUG("Examine failed");
1372 if ((retval = mem_ap_read_atomic_u32(swjdp,
1373 armv7a->debug_base + CPUDBG_TTYPR, &ttypr)) != ERROR_OK)
1375 LOG_DEBUG("Examine failed");
1379 if ((retval = mem_ap_read_atomic_u32(swjdp,
1380 armv7a->debug_base + CPUDBG_DIDR, &didr)) != ERROR_OK)
1382 LOG_DEBUG("Examine failed");
1386 LOG_DEBUG("cpuid = 0x%08" PRIx32, cpuid);
1387 LOG_DEBUG("ctypr = 0x%08" PRIx32, ctypr);
1388 LOG_DEBUG("ttypr = 0x%08" PRIx32, ttypr);
1389 LOG_DEBUG("didr = 0x%08" PRIx32, didr);
1391 /* Setup Breakpoint Register Pairs */
1392 cortex_a8->brp_num = ((didr >> 24) & 0x0F) + 1;
1393 cortex_a8->brp_num_context = ((didr >> 20) & 0x0F) + 1;
1394 cortex_a8->brp_num_available = cortex_a8->brp_num;
1395 cortex_a8->brp_list = calloc(cortex_a8->brp_num, sizeof(struct cortex_a8_brp));
1396 // cortex_a8->brb_enabled = ????;
1397 for (i = 0; i < cortex_a8->brp_num; i++)
1399 cortex_a8->brp_list[i].used = 0;
1400 if (i < (cortex_a8->brp_num-cortex_a8->brp_num_context))
1401 cortex_a8->brp_list[i].type = BRP_NORMAL;
1403 cortex_a8->brp_list[i].type = BRP_CONTEXT;
1404 cortex_a8->brp_list[i].value = 0;
1405 cortex_a8->brp_list[i].control = 0;
1406 cortex_a8->brp_list[i].BRPn = i;
1409 /* Setup Watchpoint Register Pairs */
1410 cortex_a8->wrp_num = ((didr >> 28) & 0x0F) + 1;
1411 cortex_a8->wrp_num_available = cortex_a8->wrp_num;
1412 cortex_a8->wrp_list = calloc(cortex_a8->wrp_num, sizeof(struct cortex_a8_wrp));
1413 for (i = 0; i < cortex_a8->wrp_num; i++)
1415 cortex_a8->wrp_list[i].used = 0;
1416 cortex_a8->wrp_list[i].type = 0;
1417 cortex_a8->wrp_list[i].value = 0;
1418 cortex_a8->wrp_list[i].control = 0;
1419 cortex_a8->wrp_list[i].WRPn = i;
1421 LOG_DEBUG("Configured %i hw breakpoint pairs and %i hw watchpoint pairs",
1422 cortex_a8->brp_num , cortex_a8->wrp_num);
1424 /* Configure core debug access */
1425 cortex_a8_init_debug_access(target);
1427 target_set_examined(target);
1433 * Cortex-A8 target creation and initialization
1436 static void cortex_a8_build_reg_cache(struct target *target)
1438 struct reg_cache **cache_p = register_get_last_cache_p(&target->reg_cache);
1439 struct armv4_5_common_s *armv4_5 = target_to_armv4_5(target);
1441 armv4_5->core_type = ARM_MODE_MON;
1443 (*cache_p) = armv4_5_build_reg_cache(target, armv4_5);
1444 armv4_5->core_cache = (*cache_p);
1448 static int cortex_a8_init_target(struct command_context *cmd_ctx,
1449 struct target *target)
1451 cortex_a8_build_reg_cache(target);
1455 int cortex_a8_init_arch_info(struct target *target,
1456 struct cortex_a8_common *cortex_a8, struct jtag_tap *tap)
1458 struct armv7a_common *armv7a = &cortex_a8->armv7a_common;
1459 struct arm *armv4_5 = &armv7a->armv4_5_common;
1460 struct swjdp_common *swjdp = &armv7a->swjdp_info;
1462 /* Setup struct cortex_a8_common */
1463 cortex_a8->common_magic = CORTEX_A8_COMMON_MAGIC;
1464 armv4_5->arch_info = armv7a;
1466 /* prepare JTAG information for the new target */
1467 cortex_a8->jtag_info.tap = tap;
1468 cortex_a8->jtag_info.scann_size = 4;
1470 swjdp->dp_select_value = -1;
1471 swjdp->ap_csw_value = -1;
1472 swjdp->ap_tar_value = -1;
1473 swjdp->jtag_info = &cortex_a8->jtag_info;
1474 swjdp->memaccess_tck = 80;
1476 /* Number of bits for tar autoincrement, impl. dep. at least 10 */
1477 swjdp->tar_autoincr_block = (1 << 10);
1479 cortex_a8->fast_reg_read = 0;
1482 /* register arch-specific functions */
1483 armv7a->examine_debug_reason = NULL;
1485 armv7a->post_debug_entry = cortex_a8_post_debug_entry;
1487 armv7a->pre_restore_context = NULL;
1488 armv7a->post_restore_context = NULL;
1489 armv7a->armv4_5_mmu.armv4_5_cache.ctype = -1;
1490 // armv7a->armv4_5_mmu.get_ttb = armv7a_get_ttb;
1491 armv7a->armv4_5_mmu.read_memory = cortex_a8_read_memory;
1492 armv7a->armv4_5_mmu.write_memory = cortex_a8_write_memory;
1493 // armv7a->armv4_5_mmu.disable_mmu_caches = armv7a_disable_mmu_caches;
1494 // armv7a->armv4_5_mmu.enable_mmu_caches = armv7a_enable_mmu_caches;
1495 armv7a->armv4_5_mmu.has_tiny_pages = 1;
1496 armv7a->armv4_5_mmu.mmu_enabled = 0;
1497 armv7a->read_cp15 = cortex_a8_read_cp15;
1498 armv7a->write_cp15 = cortex_a8_write_cp15;
1501 // arm7_9->handle_target_request = cortex_a8_handle_target_request;
1503 armv4_5->read_core_reg = cortex_a8_read_core_reg;
1504 armv4_5->write_core_reg = cortex_a8_write_core_reg;
1506 /* REVISIT v7a setup should be in a v7a-specific routine */
1507 armv4_5_init_arch_info(target, armv4_5);
1508 armv7a->common_magic = ARMV7_COMMON_MAGIC;
1510 target_register_timer_callback(cortex_a8_handle_target_request, 1, 1, target);
1515 static int cortex_a8_target_create(struct target *target, Jim_Interp *interp)
1517 struct cortex_a8_common *cortex_a8 = calloc(1, sizeof(struct cortex_a8_common));
1519 cortex_a8_init_arch_info(target, cortex_a8, target->tap);
1524 COMMAND_HANDLER(cortex_a8_handle_cache_info_command)
1526 struct target *target = get_current_target(CMD_CTX);
1527 struct armv7a_common *armv7a = target_to_armv7a(target);
1529 return armv4_5_handle_cache_info_command(CMD_CTX,
1530 &armv7a->armv4_5_mmu.armv4_5_cache);
1534 COMMAND_HANDLER(cortex_a8_handle_dbginit_command)
1536 struct target *target = get_current_target(CMD_CTX);
1538 cortex_a8_init_debug_access(target);
1544 static int cortex_a8_register_commands(struct command_context *cmd_ctx)
1546 struct command *cortex_a8_cmd;
1547 int retval = ERROR_OK;
1549 armv4_5_register_commands(cmd_ctx);
1550 armv7a_register_commands(cmd_ctx);
1552 cortex_a8_cmd = register_command(cmd_ctx, NULL, "cortex_a8",
1554 "cortex_a8 specific commands");
1556 register_command(cmd_ctx, cortex_a8_cmd, "cache_info",
1557 cortex_a8_handle_cache_info_command, COMMAND_EXEC,
1558 "display information about target caches");
1560 register_command(cmd_ctx, cortex_a8_cmd, "dbginit",
1561 cortex_a8_handle_dbginit_command, COMMAND_EXEC,
1562 "Initialize core debug");
1567 struct target_type cortexa8_target = {
1568 .name = "cortex_a8",
1570 .poll = cortex_a8_poll,
1571 .arch_state = armv7a_arch_state,
1573 .target_request_data = NULL,
1575 .halt = cortex_a8_halt,
1576 .resume = cortex_a8_resume,
1577 .step = cortex_a8_step,
1579 .assert_reset = cortex_a8_assert_reset,
1580 .deassert_reset = cortex_a8_deassert_reset,
1581 .soft_reset_halt = NULL,
1583 .get_gdb_reg_list = armv4_5_get_gdb_reg_list,
1585 .read_memory = cortex_a8_read_memory,
1586 .write_memory = cortex_a8_write_memory,
1587 .bulk_write_memory = cortex_a8_bulk_write_memory,
1589 .checksum_memory = arm_checksum_memory,
1590 .blank_check_memory = arm_blank_check_memory,
1592 .run_algorithm = armv4_5_run_algorithm,
1594 .add_breakpoint = cortex_a8_add_breakpoint,
1595 .remove_breakpoint = cortex_a8_remove_breakpoint,
1596 .add_watchpoint = NULL,
1597 .remove_watchpoint = NULL,
1599 .register_commands = cortex_a8_register_commands,
1600 .target_create = cortex_a8_target_create,
1601 .init_target = cortex_a8_init_target,
1602 .examine = cortex_a8_examine,
1603 .mrc = cortex_a8_mrc,
1604 .mcr = cortex_a8_mcr,