]> git.sur5r.net Git - freertos/blob
4d55182e115b4b995c58ba7ced89909732de20f1
[freertos] /
1
2 /*******************************************************************
3 *
4 * CAUTION: This file is automatically generated by HSI.
5 * Version: 
6 * DO NOT EDIT.
7 *
8 * Copyright (C) 2010-2015 Xilinx, Inc. All Rights Reserved.*
9 *Permission is hereby granted, free of charge, to any person obtaining a copy
10 *of this software and associated documentation files (the Software), to deal
11 *in the Software without restriction, including without limitation the rights
12 *to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
13 *copies of the Software, and to permit persons to whom the Software is
14 *furnished to do so, subject to the following conditions:
15 *
16 *The above copyright notice and this permission notice shall be included in
17 *all copies or substantial portions of the Software.
18
19 * Use of the Software is limited solely to applications:
20 *(a) running on a Xilinx device, or
21 *(b) that interact with a Xilinx device through a bus or interconnect.
22 *
23 *THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
24 *IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
25 *FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
26 *XILINX CONSORTIUM BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
27 *WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
28 *OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
29 *
30 *Except as contained in this notice, the name of the Xilinx shall not be used
31 *in advertising or otherwise to promote the sale, use or other dealings in
32 *this Software without prior written authorization from Xilinx.
33 *
34
35
36 * Description: Driver configuration
37 *
38 *******************************************************************/
39
40 #include "xparameters.h"
41 #include "xaxipmon.h"
42
43 /*
44 * The configuration table for devices
45 */
46
47 XAxiPmon_Config XAxiPmon_ConfigTable[] =
48 {
49         {
50                 XPAR_PSU_APM_0_DEVICE_ID,
51                 XPAR_PSU_APM_0_BASEADDR,
52                 XPAR_PSU_APM_0_GLOBAL_COUNT_WIDTH,
53                 XPAR_PSU_APM_0_METRICS_SAMPLE_COUNT_WIDTH,
54                 XPAR_PSU_APM_0_ENABLE_EVENT_COUNT,
55                 XPAR_PSU_APM_0_NUM_MONITOR_SLOTS,
56                 XPAR_PSU_APM_0_NUM_OF_COUNTERS,
57                 XPAR_PSU_APM_0_HAVE_SAMPLED_METRIC_CNT,
58                 XPAR_PSU_APM_0_ENABLE_EVENT_LOG,
59                 XPAR_PSU_APM_0_FIFO_AXIS_DEPTH,
60                 XPAR_PSU_APM_0_FIFO_AXIS_TDATA_WIDTH,
61                 XPAR_PSU_APM_0_FIFO_AXIS_TID_WIDTH,
62                 XPAR_PSU_APM_0_METRIC_COUNT_SCALE,
63                 XPAR_PSU_APM_0_ENABLE_ADVANCED,
64                 XPAR_PSU_APM_0_ENABLE_PROFILE,
65                 XPAR_PSU_APM_0_ENABLE_TRACE,
66                 XPAR_PSU_APM_0_ENABLE_32BIT_FILTER_ID
67         },
68         {
69                 XPAR_PSU_APM_1_DEVICE_ID,
70                 XPAR_PSU_APM_1_BASEADDR,
71                 XPAR_PSU_APM_1_GLOBAL_COUNT_WIDTH,
72                 XPAR_PSU_APM_1_METRICS_SAMPLE_COUNT_WIDTH,
73                 XPAR_PSU_APM_1_ENABLE_EVENT_COUNT,
74                 XPAR_PSU_APM_1_NUM_MONITOR_SLOTS,
75                 XPAR_PSU_APM_1_NUM_OF_COUNTERS,
76                 XPAR_PSU_APM_1_HAVE_SAMPLED_METRIC_CNT,
77                 XPAR_PSU_APM_1_ENABLE_EVENT_LOG,
78                 XPAR_PSU_APM_1_FIFO_AXIS_DEPTH,
79                 XPAR_PSU_APM_1_FIFO_AXIS_TDATA_WIDTH,
80                 XPAR_PSU_APM_1_FIFO_AXIS_TID_WIDTH,
81                 XPAR_PSU_APM_1_METRIC_COUNT_SCALE,
82                 XPAR_PSU_APM_1_ENABLE_ADVANCED,
83                 XPAR_PSU_APM_1_ENABLE_PROFILE,
84                 XPAR_PSU_APM_1_ENABLE_TRACE,
85                 XPAR_PSU_APM_1_ENABLE_32BIT_FILTER_ID
86         },
87         {
88                 XPAR_PSU_APM_2_DEVICE_ID,
89                 XPAR_PSU_APM_2_BASEADDR,
90                 XPAR_PSU_APM_2_GLOBAL_COUNT_WIDTH,
91                 XPAR_PSU_APM_2_METRICS_SAMPLE_COUNT_WIDTH,
92                 XPAR_PSU_APM_2_ENABLE_EVENT_COUNT,
93                 XPAR_PSU_APM_2_NUM_MONITOR_SLOTS,
94                 XPAR_PSU_APM_2_NUM_OF_COUNTERS,
95                 XPAR_PSU_APM_2_HAVE_SAMPLED_METRIC_CNT,
96                 XPAR_PSU_APM_2_ENABLE_EVENT_LOG,
97                 XPAR_PSU_APM_2_FIFO_AXIS_DEPTH,
98                 XPAR_PSU_APM_2_FIFO_AXIS_TDATA_WIDTH,
99                 XPAR_PSU_APM_2_FIFO_AXIS_TID_WIDTH,
100                 XPAR_PSU_APM_2_METRIC_COUNT_SCALE,
101                 XPAR_PSU_APM_2_ENABLE_ADVANCED,
102                 XPAR_PSU_APM_2_ENABLE_PROFILE,
103                 XPAR_PSU_APM_2_ENABLE_TRACE,
104                 XPAR_PSU_APM_2_ENABLE_32BIT_FILTER_ID
105         },
106         {
107                 XPAR_PSU_APM_5_DEVICE_ID,
108                 XPAR_PSU_APM_5_BASEADDR,
109                 XPAR_PSU_APM_5_GLOBAL_COUNT_WIDTH,
110                 XPAR_PSU_APM_5_METRICS_SAMPLE_COUNT_WIDTH,
111                 XPAR_PSU_APM_5_ENABLE_EVENT_COUNT,
112                 XPAR_PSU_APM_5_NUM_MONITOR_SLOTS,
113                 XPAR_PSU_APM_5_NUM_OF_COUNTERS,
114                 XPAR_PSU_APM_5_HAVE_SAMPLED_METRIC_CNT,
115                 XPAR_PSU_APM_5_ENABLE_EVENT_LOG,
116                 XPAR_PSU_APM_5_FIFO_AXIS_DEPTH,
117                 XPAR_PSU_APM_5_FIFO_AXIS_TDATA_WIDTH,
118                 XPAR_PSU_APM_5_FIFO_AXIS_TID_WIDTH,
119                 XPAR_PSU_APM_5_METRIC_COUNT_SCALE,
120                 XPAR_PSU_APM_5_ENABLE_ADVANCED,
121                 XPAR_PSU_APM_5_ENABLE_PROFILE,
122                 XPAR_PSU_APM_5_ENABLE_TRACE,
123                 XPAR_PSU_APM_5_ENABLE_32BIT_FILTER_ID
124         }
125 };
126
127