[freertos] /

/******************************************************************************
*
* Copyright (C) 2014 - 2015 Xilinx, Inc. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/
/*****************************************************************************/
/**
* @file xparameters_ps.h
*
* This file contains the address definitions for the hard peripherals
* attached to the ARM Cortex A53 core.
*
* <pre>
* MODIFICATION HISTORY:
*
* Ver   Who     Date     Changes
* ----- ------- -------- ---------------------------------------------------
* 5.00  pkp  05/29/14 First release
* </pre>
*
* @note
*
* None.
*
******************************************************************************/

#ifndef _XPARAMETERS_PS_H_
#define _XPARAMETERS_PS_H_

#ifdef __cplusplus
extern "C" {
#endif

/************************** Constant Definitions *****************************/

/*
 * This block contains constant declarations for the peripherals
 * within the hardblock
 */

/* Canonical definitions for DDR MEMORY */
#define XPAR_DDR_MEM_BASEADDR           0x00000000U
#define XPAR_DDR_MEM_HIGHADDR           0x3FFFFFFFU

/* Canonical definitions for Interrupts  */
#define XPAR_XUARTPS_0_INTR             XPS_UART0_INT_ID
#define XPAR_XUARTPS_1_INTR             XPS_UART1_INT_ID
#define XPAR_XIICPS_0_INTR              XPS_I2C0_INT_ID
#define XPAR_XIICPS_1_INTR              XPS_I2C1_INT_ID
#define XPAR_XSPIPS_0_INTR              XPS_SPI0_INT_ID
#define XPAR_XSPIPS_1_INTR              XPS_SPI1_INT_ID
#define XPAR_XCANPS_0_INTR              XPS_CAN0_INT_ID
#define XPAR_XCANPS_1_INTR              XPS_CAN1_INT_ID
#define XPAR_XGPIOPS_0_INTR             XPS_GPIO_INT_ID
#define XPAR_XEMACPS_0_INTR             XPS_GEM0_INT_ID
#define XPAR_XEMACPS_0_WAKE_INTR        XPS_GEM0_WAKE_INT_ID
#define XPAR_XEMACPS_1_INTR             XPS_GEM1_INT_ID
#define XPAR_XEMACPS_1_WAKE_INTR        XPS_GEM1_WAKE_INT_ID
#define XPAR_XEMACPS_2_INTR             XPS_GEM2_INT_ID
#define XPAR_XEMACPS_2_WAKE_INTR        XPS_GEM2_WAKE_INT_ID
#define XPAR_XEMACPS_3_INTR             XPS_GEM3_INT_ID
#define XPAR_XEMACPS_3_WAKE_INTR        XPS_GEM3_WAKE_INT_ID
#define XPAR_XSDIOPS_0_INTR             XPS_SDIO0_INT_ID
#define XPAR_XQSPIPS_0_INTR             XPS_QSPI_INT_ID
#define XPAR_XSDIOPS_1_INTR             XPS_SDIO1_INT_ID
#define XPAR_XWDTPS_0_INTR              XPS_WDT_INT_ID
#define XPAR_XDCFG_0_INTR               XPS_DVC_INT_ID
#define XPAR_SCUTIMER_INTR              XPS_SCU_TMR_INT_ID
#define XPAR_SCUWDT_INTR                XPS_SCU_WDT_INT_ID
#define XPAR_XTTCPS_0_INTR              XPS_TTC0_0_INT_ID
#define XPAR_XTTCPS_1_INTR              XPS_TTC0_1_INT_ID
#define XPAR_XTTCPS_2_INTR              XPS_TTC0_2_INT_ID
#define XPAR_XTTCPS_3_INTR              XPS_TTC1_0_INT_ID
#define XPAR_XTTCPS_4_INTR              XPS_TTC1_1_INT_ID
#define XPAR_XTTCPS_5_INTR              XPS_TTC1_2_INT_ID
#define XPAR_XTTCPS_6_INTR              XPS_TTC2_0_INT_ID
#define XPAR_XTTCPS_7_INTR              XPS_TTC2_1_INT_ID
#define XPAR_XTTCPS_8_INTR              XPS_TTC2_2_INT_ID
#define XPAR_XTTCPS_9_INTR              XPS_TTC3_0_INT_ID
#define XPAR_XTTCPS_10_INTR             XPS_TTC3_1_INT_ID
#define XPAR_XTTCPS_11_INTR             XPS_TTC3_2_INT_ID
#define XPAR_XDMAPS_0_FAULT_INTR        XPS_DMA0_ABORT_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_0       XPS_DMA0_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_1       XPS_DMA1_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_2       XPS_DMA2_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_3       XPS_DMA3_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_4       XPS_DMA4_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_5       XPS_DMA5_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_6       XPS_DMA6_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_7       XPS_DMA7_INT_ID
#define XPAR_XNANDPS8_0_INTR            XPS_NAND_INT_ID
#define XPAR_XADMAPS_0_INTR             XPS_ADMA_CH0_INT_ID
#define XPAR_XADMAPS_1_INTR             XPS_ADMA_CH1_INT_ID
#define XPAR_XADMAPS_2_INTR             XPS_ADMA_CH2_INT_ID
#define XPAR_XADMAPS_3_INTR             XPS_ADMA_CH3_INT_ID
#define XPAR_XADMAPS_4_INTR             XPS_ADMA_CH4_INT_ID
#define XPAR_XADMAPS_5_INTR             XPS_ADMA_CH5_INT_ID
#define XPAR_XADMAPS_6_INTR             XPS_ADMA_CH6_INT_ID
#define XPAR_XADMAPS_7_INTR             XPS_ADMA_CH7_INT_ID
#define XPAR_XCSUDMA_INTR               XPS_CSU_DMA_INT_ID
#define XPAR_XMPU_LPD_INTR              XPS_XMPU_LPD_INT_ID
#define XPAR_XZDMAPS_0_INTR             XPS_ZDMA_CH0_INT_ID
#define XPAR_XZDMAPS_1_INTR             XPS_ZDMA_CH1_INT_ID
#define XPAR_XZDMAPS_2_INTR             XPS_ZDMA_CH2_INT_ID
#define XPAR_XZDMAPS_3_INTR             XPS_ZDMA_CH3_INT_ID
#define XPAR_XZDMAPS_4_INTR             XPS_ZDMA_CH4_INT_ID
#define XPAR_XZDMAPS_5_INTR             XPS_ZDMA_CH5_INT_ID
#define XPAR_XZDMAPS_6_INTR             XPS_ZDMA_CH6_INT_ID
#define XPAR_XZDMAPS_7_INTR             XPS_ZDMA_CH7_INT_ID
#define XPAR_XMPU_FPD_INTR              XPS_XMPU_FPD_INT_ID
#define XPAR_XCCI_FPD_INTR              XPS_FPD_CCI_INT_ID
#define XPAR_XSMMU_FPD_INTR             XPS_FPD_SMMU_INT_ID
#define XPAR_XUSBPS_0_INTR              XPS_USB3_0_ENDPT_INT_ID
#define XPAR_XUSBPS_1_INTR              XPS_USB3_1_ENDPT_INT_ID
#define XPAR_XRTCPSU_ALARM_INTR         XPS_RTC_ALARM_INT_ID
#define XPAR_XRTCPSU_SECONDS_INTR       XPS_RTC_SEC_INT_ID
#define XPAR_XAPMPS_0_INTR              XPS_APM0_INT_ID
#define XPAR_XAPMPS_1_INTR              XPS_APM1_INT_ID
#define XPAR_XAPMPS_2_INTR              XPS_APM2_INT_ID
#define XPAR_XAPMPS_5_INTR              XPS_APM5_INT_ID
#define XPAR_XSYSMONPSU_INTR            XPS_AMS_INT_ID

/* Canonical definitions for SCU GIC */
#define XPAR_SCUGIC_NUM_INSTANCES       1U
#define XPAR_SCUGIC_SINGLE_DEVICE_ID    0U
#define XPAR_SCUGIC_CPU_BASEADDR        (XPS_SCU_PERIPH_BASE + 0x00001000U)
#define XPAR_SCUGIC_DIST_BASEADDR       (XPS_SCU_PERIPH_BASE + 0x00002000U)
#define XPAR_SCUGIC_ACK_BEFORE          0U

#define XPAR_CPU_CORTEXA53_CORE_CLOCK_FREQ_HZ   XPAR_CPU_CORTEXA53_0_CPU_CLK_FREQ_HZ


/*
 * This block contains constant declarations for the peripherals
 * within the hardblock. These have been put for backwards compatibilty
 */


#define XPS_SYS_CTRL_BASEADDR   0xFF180000U
#define XPS_SCU_PERIPH_BASE             0xF9000000U



/* Shared Peripheral Interrupts (SPI) */

/* FIXME */
/*#define XPS_FPGA0_INT_ID              100U */
#define XPS_FPGA1_INT_ID                62U
#define XPS_FPGA2_INT_ID                63U
#define XPS_FPGA3_INT_ID                64U
#define XPS_FPGA4_INT_ID                65U
#define XPS_FPGA5_INT_ID                66U
#define XPS_FPGA6_INT_ID                67U
#define XPS_FPGA7_INT_ID                68U
#define XPS_DMA4_INT_ID                 72U
#define XPS_DMA5_INT_ID                 73U
#define XPS_DMA6_INT_ID                 74U
#define XPS_DMA7_INT_ID                 75U
#define XPS_FPGA8_INT_ID                84U
#define XPS_FPGA9_INT_ID                85U
#define XPS_FPGA10_INT_ID               86U
#define XPS_FPGA11_INT_ID               87U
#define XPS_FPGA12_INT_ID               88U
#define XPS_FPGA13_INT_ID               89U
#define XPS_FPGA14_INT_ID               90U
#define XPS_FPGA15_INT_ID               91U

/* Updated Interrupt-IDs */
#define XPS_OCMINTR_INT_ID              (10U + 32U)
#define XPS_NAND_INT_ID                 (14U + 32U)
#define XPS_QSPI_INT_ID                 (15U + 32U)
#define XPS_GPIO_INT_ID                 (16U + 32U)
#define XPS_I2C0_INT_ID                 (17U + 32U)
#define XPS_I2C1_INT_ID                 (18U + 32U)
#define XPS_SPI0_INT_ID                 (19U + 32U)
#define XPS_SPI1_INT_ID                 (20U + 32U)
#define XPS_UART0_INT_ID                (21U + 32U)
#define XPS_UART1_INT_ID                (22U + 32U)
#define XPS_CAN0_INT_ID                 (23U + 32U)
#define XPS_CAN1_INT_ID                 (24U + 32U)
#define XPS_RTC_ALARM_INT_ID    (26U + 32U)
#define XPS_RTC_SEC_INT_ID              (27U + 32U)
#define XPS_WDT_INT_ID                  (52U + 32U)
#define XPS_TTC0_0_INT_ID               (36U + 32U)
#define XPS_TTC0_1_INT_ID               (37U + 32U)
#define XPS_TTC0_2_INT_ID               (38U + 32U)
#define XPS_TTC1_0_INT_ID               (39U + 32U)
#define XPS_TTC1_1_INT_ID               (40U + 32U)
#define XPS_TTC1_2_INT_ID               (41U + 32U)
#define XPS_TTC2_0_INT_ID               (42U + 32U)
#define XPS_TTC2_1_INT_ID               (43U + 32U)
#define XPS_TTC2_2_INT_ID               (44U + 32U)
#define XPS_TTC3_0_INT_ID               (45U + 32U)
#define XPS_TTC3_1_INT_ID               (46U + 32U)
#define XPS_TTC3_2_INT_ID               (47U + 32U)
#define XPS_SDIO0_INT_ID                (48U + 32U)
#define XPS_SDIO1_INT_ID                (49U + 32U)
#define XPS_AMS_INT_ID                  (56U + 32U)
#define XPS_GEM0_INT_ID                 (57U + 32U)
#define XPS_GEM0_WAKE_INT_ID            (58U + 32U)
#define XPS_GEM1_INT_ID                 (59U + 32U)
#define XPS_GEM1_WAKE_INT_ID            (60U + 32U)
#define XPS_GEM2_INT_ID                 (61U + 32U)
#define XPS_GEM2_WAKE_INT_ID            (62U + 32U)
#define XPS_GEM3_INT_ID                 (63U + 32U)
#define XPS_GEM3_WAKE_INT_ID            (64U + 32U)
#define XPS_USB3_0_ENDPT_INT_ID         (65U + 32U)
#define XPS_USB3_1_ENDPT_INT_ID         (70U + 32U)
#define XPS_ADMA_CH0_INT_ID             (77U + 32U)
#define XPS_ADMA_CH1_INT_ID             (78U + 32U)
#define XPS_ADMA_CH2_INT_ID             (79U + 32U)
#define XPS_ADMA_CH3_INT_ID             (80U + 32U)
#define XPS_ADMA_CH4_INT_ID             (81U + 32U)
#define XPS_ADMA_CH5_INT_ID             (82U + 32U)
#define XPS_ADMA_CH6_INT_ID             (83U + 32U)
#define XPS_ADMA_CH7_INT_ID             (84U + 32U)
#define XPS_CSU_DMA_INT_ID              (86U + 32U)
#define XPS_XMPU_LPD_INT_ID             (88U + 32U)
#define XPS_ZDMA_CH0_INT_ID             (124U + 32U)
#define XPS_ZDMA_CH1_INT_ID             (125U + 32U)
#define XPS_ZDMA_CH2_INT_ID             (126U + 32U)
#define XPS_ZDMA_CH3_INT_ID             (127U + 32U)
#define XPS_ZDMA_CH4_INT_ID             (128U + 32U)
#define XPS_ZDMA_CH5_INT_ID             (129U + 32U)
#define XPS_ZDMA_CH6_INT_ID             (130U + 32U)
#define XPS_ZDMA_CH7_INT_ID             (131U + 32U)
#define XPS_XMPU_FPD_INT_ID             (134U + 32U)
#define XPS_FPD_CCI_INT_ID              (154U + 32U)
#define XPS_FPD_SMMU_INT_ID             (155U + 32U)
#define XPS_APM0_INT_ID         (123U + 32U)
#define XPS_APM1_INT_ID         (25U + 32U)
#define XPS_APM2_INT_ID         (25U + 32U)
#define XPS_APM5_INT_ID         (123U + 32U)

/* REDEFINES for TEST APP */
/* Definitions for UART */
#define XPAR_PS7_UART_0_INTR            XPS_UART0_INT_ID
#define XPAR_PS7_UART_1_INTR            XPS_UART1_INT_ID
#define XPAR_PS7_USB_0_INTR             XPS_USB0_INT_ID
#define XPAR_PS7_USB_1_INTR             XPS_USB1_INT_ID
#define XPAR_PS7_I2C_0_INTR             XPS_I2C0_INT_ID
#define XPAR_PS7_I2C_1_INTR             XPS_I2C1_INT_ID
#define XPAR_PS7_SPI_0_INTR             XPS_SPI0_INT_ID
#define XPAR_PS7_SPI_1_INTR             XPS_SPI1_INT_ID
#define XPAR_PS7_CAN_0_INTR             XPS_CAN0_INT_ID
#define XPAR_PS7_CAN_1_INTR             XPS_CAN1_INT_ID
#define XPAR_PS7_GPIO_0_INTR            XPS_GPIO_INT_ID
#define XPAR_PS7_ETHERNET_0_INTR        XPS_GEM0_INT_ID
#define XPAR_PS7_ETHERNET_0_WAKE_INTR   XPS_GEM0_WAKE_INT_ID
#define XPAR_PS7_ETHERNET_1_INTR        XPS_GEM1_INT_ID
#define XPAR_PS7_ETHERNET_1_WAKE_INTR   XPS_GEM1_WAKE_INT_ID
#define XPAR_PS7_ETHERNET_2_INTR        XPS_GEM2_INT_ID
#define XPAR_PS7_ETHERNET_2_WAKE_INTR   XPS_GEM2_WAKE_INT_ID
#define XPAR_PS7_ETHERNET_3_INTR        XPS_GEM3_INT_ID
#define XPAR_PS7_ETHERNET_3_WAKE_INTR   XPS_GEM3_WAKE_INT_ID

#define XPAR_PS7_QSPI_0_INTR            XPS_QSPI_INT_ID
#define XPAR_PS7_WDT_0_INTR             XPS_WDT_INT_ID
#define XPAR_PS7_SCUWDT_0_INTR          XPS_SCU_WDT_INT_ID
#define XPAR_PS7_SCUTIMER_0_INTR        XPS_SCU_TMR_INT_ID
#define XPAR_PS7_XADC_0_INTR            XPS_SYSMON_INT_ID

#define XPAR_PSU_UART_0_INTR        XPS_UART0_INT_ID
#define XPAR_PSU_UART_1_INTR        XPS_UART1_INT_ID
#define XPAR_PSU_USB_0_INTR     XPS_USB0_INT_ID
#define XPAR_PSU_USB_1_INTR     XPS_USB1_INT_ID
#define XPAR_PSU_I2C_0_INTR     XPS_I2C0_INT_ID
#define XPAR_PSU_I2C_1_INTR     XPS_I2C1_INT_ID
#define XPAR_PSU_SPI_0_INTR     XPS_SPI0_INT_ID
#define XPAR_PSU_SPI_1_INTR     XPS_SPI1_INT_ID
#define XPAR_PSU_CAN_0_INTR     XPS_CAN0_INT_ID
#define XPAR_PSU_CAN_1_INTR     XPS_CAN1_INT_ID
#define XPAR_PSU_GPIO_0_INTR        XPS_GPIO_INT_ID
#define XPAR_PSU_ETHERNET_0_INTR    XPS_GEM0_INT_ID
#define XPAR_PSU_ETHERNET_0_WAKE_INTR   XPS_GEM0_WAKE_INT_ID
#define XPAR_PSU_ETHERNET_1_INTR    XPS_GEM1_INT_ID
#define XPAR_PSU_ETHERNET_1_WAKE_INTR   XPS_GEM1_WAKE_INT_ID
#define XPAR_PSU_ETHERNET_2_INTR    XPS_GEM2_INT_ID
#define XPAR_PSU_ETHERNET_2_WAKE_INTR   XPS_GEM2_WAKE_INT_ID
#define XPAR_PSU_ETHERNET_3_INTR    XPS_GEM3_INT_ID
#define XPAR_PSU_ETHERNET_3_WAKE_INTR   XPS_GEM3_WAKE_INT_ID
#define XPAR_PSU_QSPI_0_INTR        XPS_QSPI_INT_ID
#define XPAR_PSU_WDT_0_INTR     XPS_WDT_INT_ID
#define XPAR_PSU_SCUWDT_0_INTR      XPS_SCU_WDT_INT_ID
#define XPAR_PSU_SCUTIMER_0_INTR    XPS_SCU_TMR_INT_ID
#define XPAR_PSU_XADC_0_INTR        XPS_SYSMON_INT_ID
#define XPAR_PSU_TTC_0_INTR         XPS_TTC0_0_INT_ID
#define XPAR_PSU_TTC_1_INTR         XPS_TTC0_1_INT_ID
#define XPAR_PSU_TTC_2_INTR         XPS_TTC0_2_INT_ID
#define XPAR_PSU_TTC_3_INTR         XPS_TTC1_0_INT_ID
#define XPAR_PSU_TTC_4_INTR         XPS_TTC1_1_INT_ID
#define XPAR_PSU_TTC_5_INTR         XPS_TTC1_2_INT_ID
#define XPAR_PSU_TTC_6_INTR                     XPS_TTC2_0_INT_ID
#define XPAR_PSU_TTC_7_INTR                     XPS_TTC2_1_INT_ID
#define XPAR_PSU_TTC_8_INTR                     XPS_TTC2_2_INT_ID
#define XPAR_PSU_TTC_9_INTR                     XPS_TTC3_0_INT_ID
#define XPAR_PSU_TTC_10_INTR            XPS_TTC3_1_INT_ID
#define XPAR_PSU_TTC_11_INTR            XPS_TTC3_2_INT_ID

#define XPAR_XADCPS_NUM_INSTANCES 1U
#define XPAR_XADCPS_0_DEVICE_ID   0U
#define XPAR_XADCPS_0_BASEADDR    (0xF8007000U)
#define XPAR_XADCPS_INT_ID              XPS_SYSMON_INT_ID

/* For backwards compatibilty */
#define XPAR_XUARTPS_0_CLOCK_HZ         XPAR_XUARTPS_0_UART_CLK_FREQ_HZ
#define XPAR_XUARTPS_1_CLOCK_HZ         XPAR_XUARTPS_1_UART_CLK_FREQ_HZ
#define XPAR_XTTCPS_0_CLOCK_HZ          XPAR_XTTCPS_0_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_1_CLOCK_HZ          XPAR_XTTCPS_1_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_2_CLOCK_HZ          XPAR_XTTCPS_2_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_3_CLOCK_HZ          XPAR_XTTCPS_3_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_4_CLOCK_HZ          XPAR_XTTCPS_4_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_5_CLOCK_HZ          XPAR_XTTCPS_5_TTC_CLK_FREQ_HZ
#define XPAR_XIICPS_0_CLOCK_HZ          XPAR_XIICPS_0_I2C_CLK_FREQ_HZ
#define XPAR_XIICPS_1_CLOCK_HZ          XPAR_XIICPS_1_I2C_CLK_FREQ_HZ

#define XPAR_XQSPIPS_0_CLOCK_HZ         XPAR_XQSPIPS_0_QSPI_CLK_FREQ_HZ

#ifdef XPAR_CPU_CORTEXA53_0_CPU_CLK_FREQ_HZ
#define XPAR_CPU_CORTEXA53_CORE_CLOCK_FREQ_HZ   XPAR_CPU_CORTEXA53_0_CPU_CLK_FREQ_HZ
#endif

#ifdef XPAR_CPU_CORTEXA53_1_CPU_CLK_FREQ_HZ
#define XPAR_CPU_CORTEXA53_CORE_CLOCK_FREQ_HZ   XPAR_CPU_CORTEXA53_1_CPU_CLK_FREQ_HZ
#endif

#define XPAR_SCUWDT_DEVICE_ID           0U


#ifdef __cplusplus
}
#endif

#endif /* protection macro */