]> git.sur5r.net Git - freertos/commit
projects / freertos / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 12f15b5) | patch
Move the RISC-V pxPortInitialiseStack() implementation to the assembly port file...
authorrtel <rtel@1d2547de-c912-0410-9cb9-b8ca96c0e9e2>
Sun, 30 Dec 2018 20:00:43 +0000 (20:00 +0000)
committerrtel <rtel@1d2547de-c912-0410-9cb9-b8ca96c0e9e2>
Sun, 30 Dec 2018 20:00:43 +0000 (20:00 +0000)
commit61ff033c790eab87bc90169ee89e47ad7340789e
treeb28dc8802109cb384f0ae5cdf3a741fa0aeabed0tree | snapshot
parent12f15b5a041ee55c7a528156ad45e7b375c498c3commit | diff
Move the RISC-V pxPortInitialiseStack() implementation to the assembly port file from the C port file so it can have access to the number of chip specific registers it needs to save space for on the stack.

git-svn-id: https://svn.code.sf.net/p/freertos/code/trunk@2616 1d2547de-c912-0410-9cb9-b8ca96c0e9e2
FreeRTOS/Demo/RISC-V_Renode_Emulator_SoftConsole/FreeRTOSConfig.h diff | blob | history
FreeRTOS/Demo/RISC-V_Renode_Emulator_SoftConsole/RTOSDemo Debug Renode.launch diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/CLINT_no_extensions/freertos_risc_v_port_specific_extensions.h diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/Pulpino_Vega_RV32M1RM/freertos_risc_v_port_specific_extensions.h diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/port.c diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/portASM.S diff | blob | history
FreeRTOS imported from SF.net SVN