git.sur5r.net Git - freertos/commit

]> git.sur5r.net Git - freertos/commit

author	rtel <rtel@1d2547de-c912-0410-9cb9-b8ca96c0e9e2>
	Sat, 16 Feb 2019 01:08:38 +0000 (01:08 +0000)
committer	rtel <rtel@1d2547de-c912-0410-9cb9-b8ca96c0e9e2>
	Sat, 16 Feb 2019 01:08:38 +0000 (01:08 +0000)
commit	ad65f9523eafcb6d73d40ff70f6500fb8eb34197
tree	5b319aa285d49e96693a3becdc6469d62dd606b7	tree \| snapshot
parent	269102719804a47faaf5948b6b8511cfa2d9a3af	commit \| diff

Fix bug in core_cm3.c atomic macros.
Rename the portable/GCC/RISC-V-RV32 directory to just RISC-V as also adding support for 64-bit cores.

git-svn-id: https://svn.code.sf.net/p/freertos/code/trunk@2629 1d2547de-c912-0410-9cb9-b8ca96c0e9e2

41 files changed:

FreeRTOS/Demo/CORTEX_A2F200_IAR_and_Keil/MicroSemi_Code/CMSIS/core_cm3.c		diff \| blob \| history
FreeRTOS/Demo/CORTEX_A2F200_IAR_and_Keil/RTOSDemo_IAR.ewd		diff \| blob \| history
FreeRTOS/Demo/CORTEX_A2F200_IAR_and_Keil/RTOSDemo_IAR.ewp		diff \| blob \| history
FreeRTOS/Demo/CORTEX_A2F200_SoftConsole/.project		diff \| blob \| history
FreeRTOS/Demo/CORTEX_A2F200_SoftConsole/MicroSemi_Code/CMSIS/core_cm3.c		diff \| blob \| history
FreeRTOS/Demo/CORTEX_AT91SAM3U256_IAR/AT91Lib/cmsis/core_cm3.c		diff \| blob \| history
FreeRTOS/Demo/CORTEX_STM32F100_Atollic/.cproject		diff \| blob \| history
FreeRTOS/Demo/CORTEX_STM32F100_Atollic/.settings/com.atollic.truestudio.debug.hardware_device.prefs		diff \| blob \| history
FreeRTOS/Demo/CORTEX_STM32F100_Atollic/Debug_STM32F100R8_FLASH.ld	[new file with mode: 0644]	blob
FreeRTOS/Demo/CORTEX_STM32F100_Atollic/Libraries/CMSIS/CM3/CoreSupport/core_cm3.c		diff \| blob \| history
FreeRTOS/Demo/CORTEX_STM32F100_Atollic/Simple_Demo_Source/FreeRTOSConfig.h		diff \| blob \| history
FreeRTOS/Demo/CORTEX_STM32L152_IAR/system_and_ST_code/CMSIS/CM3/CoreSupport/core_cm3.c		diff \| blob \| history
FreeRTOS/Demo/RISC-V-Qemu-sifive_e-FreedomStudio/.cproject		diff \| blob \| history
FreeRTOS/Demo/RISC-V-Qemu-sifive_e-FreedomStudio/.project		diff \| blob \| history
FreeRTOS/Demo/RISC-V-Qemu-sifive_e-FreedomStudio/.settings/language.settings.xml		diff \| blob \| history
FreeRTOS/Demo/RISC-V-Qemu-sifive_e-FreedomStudio/Makefile		diff \| blob \| history
FreeRTOS/Demo/RISC-V-Qemu-sifive_e-FreedomStudio/freedom-e-sdk/env/freedom-e300-hifive1/init.c		diff \| blob \| history
FreeRTOS/Demo/RISC-V-Qemu-sifive_e-FreedomStudio/freedom-e-sdk/libwrap/sys/write.c		diff \| blob \| history
FreeRTOS/Demo/RISC-V_RV32M1_Vega_GCC_Eclipse/projects/RTOSDemo_ri5cy/.cproject		diff \| blob \| history
FreeRTOS/Demo/RISC-V_RV32M1_Vega_GCC_Eclipse/projects/RTOSDemo_ri5cy/.project		diff \| blob \| history
FreeRTOS/Demo/RISC-V_RV32M1_Vega_GCC_Eclipse/projects/RTOSDemo_ri5cy/.settings/language.settings.xml		diff \| blob \| history
FreeRTOS/Demo/RISC-V_RV32M1_Vega_GCC_Eclipse/projects/RTOSDemo_ri5cy/FreeRTOSConfig.h		diff \| blob \| history
FreeRTOS/Demo/RISC-V_Renode_Emulator_SoftConsole/.cproject		diff \| blob \| history
FreeRTOS/Demo/RISC-V_Renode_Emulator_SoftConsole/.project		diff \| blob \| history
FreeRTOS/Demo/RISC-V_Renode_Emulator_SoftConsole/.settings/language.settings.xml		diff \| blob \| history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/FreeRTOS for RISC-V RV32.pdf	[deleted file]	blob \| history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_chip_specific_extensions.h	[deleted file]	blob \| history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/chip_specific_extensions/RV32I_CLINT_no_extensions/freertos_risc_v_chip_specific_extensions.h	[deleted file]	blob \| history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/chip_specific_extensions/readme.txt	[deleted file]	blob \| history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/port.c	[deleted file]	blob \| history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/portASM.S	[deleted file]	blob \| history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/portmacro.h	[deleted file]	blob \| history
FreeRTOS/Source/portable/GCC/RISC-V-RV32/readme.txt	[deleted file]	blob \| history
FreeRTOS/Source/portable/GCC/RISC-V/FreeRTOS for RISC-V RV32.pdf	[new file with mode: 0644]	blob
FreeRTOS/Source/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_chip_specific_extensions.h	[new file with mode: 0644]	blob
FreeRTOS/Source/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions/freertos_risc_v_chip_specific_extensions.h	[new file with mode: 0644]	blob
FreeRTOS/Source/portable/GCC/RISC-V/chip_specific_extensions/readme.txt	[new file with mode: 0644]	blob
FreeRTOS/Source/portable/GCC/RISC-V/port.c	[new file with mode: 0644]	blob
FreeRTOS/Source/portable/GCC/RISC-V/portASM.S	[new file with mode: 0644]	blob
FreeRTOS/Source/portable/GCC/RISC-V/portmacro.h	[new file with mode: 0644]	blob
FreeRTOS/Source/portable/GCC/RISC-V/readme.txt	[new file with mode: 0644]	blob

FreeRTOS imported from SF.net SVN

RSS Atom