Add Fujitsu 16bit demo files.

git-svn-id: https://svn.code.sf.net/p/freertos/code/trunk@164 1d2547de-c912-0410-9cb9-b8ca96c0e9e2

diff --git a/Demo/MB96340_Softune/96340_FreeRTOS_96348hs.wsp b/Demo/MB96340_Softune/96340_FreeRTOS_96348hs.wsp
new file mode 100644 (file)
index 0000000..1461311
--- /dev/null
+++ b/Demo/MB96340_Softune/96340_FreeRTOS_96348hs.wsp
@@ -0,0 +1,27 @@
+[CPUTYPE]\r
+CpuSerise=907\r
+\r
+[PrjFile]\r
+Count=2\r
+FILE-0=FreeRTOS_96348hs_FLASHCAN100P340\FreeRTOS_96348hs_FLASHCAN100P340.prj\r
+FILE-1=FreeRTOS_96348hs_SK16FX100PMC\FreeRTOS_96348hs_SK16FX100PMC.prj\r
+ActivePrj=FreeRTOS_96348hs_SK16FX100PMC.prj\r
+\r
+[SubPrj-FreeRTOS_96348hs_FLASHCAN100P340.prj]\r
+Count=0\r
+\r
+[SubPrj-FreeRTOS_96348hs_SK16FX100PMC.prj]\r
+Count=0\r
+\r
+[DebState]\r
+AutoSave=1\r
+Exec=0\r
+AutoLoad=1\r
+\r
+[DirInfo]\r
+WSP=E:\FreeRTOS\16FX\96340_FreeRTOS_96348hs\96340_FreeRTOS_96348hs\Demo\MB96340_Softune\\r
+\r
+[EditState]\r
+STATE-1=..\Common\Minimal\crflash_sk16fx100mpc.c:1\r
+Count=1\r
+\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_COM1.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_COM1.sup
new file mode 100644 (file)
index 0000000..548c5e1
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_COM1.sup
@@ -0,0 +1,146 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFFFFFF\r
+[Device]\r
+Communication=RS COM1 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=0 0 0 0\r
+RegisterState=0\r
+MemorySize=0 0 0 0\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'000000\r
+Memory Address=H'000000\r
+Memory Mode=H'FFFFFFFF\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=FFFFFFFF\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=105 34A066E 49356 1234724 0\r
+DebugArea2=0 326508 13702376 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=1000\r
+Receive=800\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 FFFFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_COM2.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_COM2.sup
new file mode 100644 (file)
index 0000000..851fec7
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_COM2.sup
@@ -0,0 +1,146 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFFFFFF\r
+[Device]\r
+Communication=RS COM2 115200\r
+ProductID=2002\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=0 0 0 0\r
+RegisterState=0\r
+MemorySize=0 0 0 0\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'000000\r
+Memory Address=H'000000\r
+Memory Mode=H'FFFFFFFF\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=FFFFFFFF\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=105 34A0671 49356 1234724 0\r
+DebugArea2=0 326358 13702376 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=1000\r
+Receive=800\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 FFFFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_LAN.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_LAN.sup
new file mode 100644 (file)
index 0000000..683b5bf
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_LAN.sup
@@ -0,0 +1,45 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+[Device]\r
+Communication=LAN 127.0.0.1\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_USB.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_USB.sup
new file mode 100644 (file)
index 0000000..b951324
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_1/MB2198-01_USB.sup
@@ -0,0 +1,265 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=0\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFF\r
+[Device]\r
+Communication=USB \r
+ProductID=2002\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 392 493 588\r
+AssemblyState=2\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=491 191 982 382\r
+RegisterState=0\r
+MemorySize=491 382 982 573\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'F852E9\r
+Memory Address=H'F80198\r
+Memory Mode=H'00000001\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=1\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+LocalSize=491 0 982 191\r
+LocalState=0\r
+WatchSize=0 287 491 574\r
+WatchState=0\r
+Layer0=1004,\r
+Layer1=1006,\r
+Layer2=1003,\r
+Layer3=1005,\r
+Layer4=2000,src\os\tasks.c\r
+Register Select0=H'00000000\r
+Register Select1=H'00000003\r
+Register Select2=H'00000004\r
+Register Select3=H'00000005\r
+Register Select4=H'00000006\r
+Register Select5=H'00000007\r
+Register Select6=H'00000008\r
+Register Select7=H'00000010\r
+Register Select8=H'00000011\r
+Register Select9=H'00000012\r
+Register Select10=H'00000013\r
+Register Select11=H'00000014\r
+Register Select12=H'00000015\r
+Register Select13=H'00000016\r
+Register Select14=H'00000017\r
+Register Select15=H'00000018\r
+Register Select16=H'00000022\r
+Register Select17=H'00000023\r
+Register Select18=H'00000024\r
+Register Select19=H'00000025\r
+Register Select20=H'00000026\r
+Register Select21=H'00000027\r
+Register Select22=H'00000028\r
+Register Select23=H'00000029\r
+Register Select24=H'00000035\r
+Source0Name=Src\Main.c\r
+Source0Size=0 0 491 287\r
+Source0State=0\r
+Source0Line=DA\r
+Source0Mode=2\r
+Source1Name=Src\port\port.c\r
+Source1Size=22 22 828 421\r
+Source1State=0\r
+Source1Line=2E\r
+Source1Mode=2\r
+Watch Variable0=[usCriticalNesting],00080000,1,-1 -1\r
+Watch Variable1=[pxCurrentTCB],92040000,1,-1 -1\r
+Watch Variable2=[pxNewTCB],00080000,1,-1 -1\r
+TraceSize=244 196 977 510\r
+TraceState=0\r
+Watch Variable3=[maindata],10080000,1,-1 -1\r
+Watch Variable4=[pxReadyTasksLists],10010000,1,-1 -1\r
+Layer5=2000,Src\watchdog\watchdog.c\r
+Watch Variable5=[queueFail],91030000,1,-1 -1\r
+Watch Variable6=[xRxedChars],92040000,1,-1 -1\r
+Watch Variable7=[xCharsForTx],92040000,1,-1 -1\r
+Watch Variable8=[xBigQueue],10080000,1,-1 -1\r
+Watch Variable9=[SSR0],A0070000,1,-1 -1\r
+Watch Variable10=[TMCSR0],A0070000,1,-1 -1\r
+SymbolSize=0 0 420 128\r
+SymbolState=0\r
+Watch Variable11=[cChar],10080000,1,-1 -1\r
+Watch Variable12=[xTaskCheck],10010000,1,-1 -1\r
+Watch Variable13=[xPolledQueue],10080000,1,-1 -1\r
+Watch Variable14=[BGR2],A0070000,1,-1 -1\r
+Layer6=2000,Src\watchdog\watchdog.h\r
+Layer7=2000,Src\port\portmacro.h\r
+Layer8=2000,Src\vectors.c\r
+Layer9=2000,Src\port\port.c\r
+Layer10=2000,Src\Main.c\r
+Layer11=2000,Src\Start.asm\r
+Layer12=1002,\r
+Source2Name=src\os\tasks.c\r
+Source2Size=66 66 872 465\r
+Source2State=0\r
+Source2Line=480\r
+Source2Mode=2\r
+Source3Name=Src\Start.asm\r
+Source3Size=88 88 894 487\r
+Source3State=0\r
+Source3Line=40F\r
+Source3Mode=2\r
+Source4Name=Src\watchdog\watchdog.h\r
+Source4Size=132 132 938 531\r
+Source4State=0\r
+Source4Line=2E\r
+Source4Mode=2\r
+Source5Name=Src\watchdog\watchdog.c\r
+Source5Size=154 154 960 553\r
+Source5State=0\r
+Source5Line=1\r
+Source5Mode=2\r
+Source6Name=Src\port\portmacro.h\r
+Source6Size=22 22 832 425\r
+Source6State=0\r
+Source6Line=46\r
+Source6Mode=2\r
+Source7Name=Src\vectors.c\r
+Source7Size=44 44 854 447\r
+Source7State=0\r
+Source7Line=1\r
+Source7Mode=2\r
+Watch Variable15=[sState],90030000,1,-1 -1\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+GuardArea0=00010000 000FDFFF 7\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+Data MB21981=0000247C 00FFFFFF 0 2 1 1 1 1 000000DE 0000FFFF      \r
+DataBreakFlag1=Enable\r
+Data MB21982=00002538 00FFFFFF 0 2 1 1 1 1 000000DE 0000FFFF      \r
+DataBreakFlag2=Enable\r
+Code MB21986=00DE2616 00FFFFFF 1 0 1 flash.c$98\r
+CodeBreakFlag6=Enable\r
+Code MB21987=00DE261E 00FFFFFF 1 0 1 flash.c$110\r
+CodeBreakFlag7=Enable\r
+Code MB21988=00DE2633 00FFFFFF 1 0 1 flash.c$125\r
+CodeBreakFlag8=Enable\r
+Code MB21989=00DE2650 00FFFFFF 1 0 1 flash.c$138\r
+CodeBreakFlag9=Enable\r
+Code MB21981=00F8016E 00FFFFFF 1 0 1 main.c$223\r
+CodeBreakFlag1=Enable\r
+Code MB21983=00F801A8 00FFFFFF 1 0 1 \vParTestSetLED\r
+CodeBreakFlag3=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=1CCD60 1CCD68 28629 1234724 0\r
+DebugArea2=0 1DF3D38 11156792 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=1\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=63992\r
+Receive=32000\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 00FFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_COM1.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_COM1.sup
new file mode 100644 (file)
index 0000000..548c5e1
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_COM1.sup
@@ -0,0 +1,146 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFFFFFF\r
+[Device]\r
+Communication=RS COM1 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=0 0 0 0\r
+RegisterState=0\r
+MemorySize=0 0 0 0\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'000000\r
+Memory Address=H'000000\r
+Memory Mode=H'FFFFFFFF\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=FFFFFFFF\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=105 34A066E 49356 1234724 0\r
+DebugArea2=0 326508 13702376 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=1000\r
+Receive=800\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 FFFFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_COM2.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_COM2.sup
new file mode 100644 (file)
index 0000000..851fec7
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_COM2.sup
@@ -0,0 +1,146 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFFFFFF\r
+[Device]\r
+Communication=RS COM2 115200\r
+ProductID=2002\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=0 0 0 0\r
+RegisterState=0\r
+MemorySize=0 0 0 0\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'000000\r
+Memory Address=H'000000\r
+Memory Mode=H'FFFFFFFF\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=FFFFFFFF\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=105 34A0671 49356 1234724 0\r
+DebugArea2=0 326358 13702376 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=1000\r
+Receive=800\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 FFFFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_LAN.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_LAN.sup
new file mode 100644 (file)
index 0000000..683b5bf
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_LAN.sup
@@ -0,0 +1,45 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+[Device]\r
+Communication=LAN 127.0.0.1\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_USB.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_USB.sup
new file mode 100644 (file)
index 0000000..2e1391a
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_2/MB2198-01_USB.sup
@@ -0,0 +1,286 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=0\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFF\r
+[Device]\r
+Communication=USB \r
+ProductID=2002\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 392 493 588\r
+AssemblyState=2\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=491 191 982 382\r
+RegisterState=0\r
+MemorySize=491 382 982 573\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'F852F5\r
+Memory Address=H'F80198\r
+Memory Mode=H'00000001\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=1\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+LocalSize=491 0 982 191\r
+LocalState=0\r
+WatchSize=0 287 491 574\r
+WatchState=0\r
+Layer0=1004,\r
+Layer1=1006,\r
+Layer2=1003,\r
+Layer3=1005,\r
+Layer4=2000,Src\taskutility.c\r
+Register Select0=H'00000000\r
+Register Select1=H'00000003\r
+Register Select2=H'00000004\r
+Register Select3=H'00000005\r
+Register Select4=H'00000006\r
+Register Select5=H'00000007\r
+Register Select6=H'00000008\r
+Register Select7=H'00000010\r
+Register Select8=H'00000011\r
+Register Select9=H'00000012\r
+Register Select10=H'00000013\r
+Register Select11=H'00000014\r
+Register Select12=H'00000015\r
+Register Select13=H'00000016\r
+Register Select14=H'00000017\r
+Register Select15=H'00000018\r
+Register Select16=H'00000022\r
+Register Select17=H'00000023\r
+Register Select18=H'00000024\r
+Register Select19=H'00000025\r
+Register Select20=H'00000026\r
+Register Select21=H'00000027\r
+Register Select22=H'00000028\r
+Register Select23=H'00000029\r
+Register Select24=H'00000035\r
+Source0Name=Src\Main.c\r
+Source0Size=0 0 491 287\r
+Source0State=0\r
+Source0Line=DA\r
+Source0Mode=2\r
+Source1Name=Src\port\port.c\r
+Source1Size=22 22 828 421\r
+Source1State=0\r
+Source1Line=2E\r
+Source1Mode=2\r
+Watch Variable0=[usCriticalNesting],00080000,1,-1 -1\r
+Watch Variable1=[pxCurrentTCB],92040000,1,-1 -1\r
+Watch Variable2=[pxNewTCB],00080000,1,-1 -1\r
+TraceSize=244 196 977 510\r
+TraceState=0\r
+Watch Variable3=[maindata],10080000,1,-1 -1\r
+Watch Variable4=[pxReadyTasksLists],10010000,1,-1 -1\r
+Layer5=2000,src\os\tasks.c\r
+Watch Variable5=[queueFail],91030000,1,-1 -1\r
+Watch Variable6=[xRxedChars],92040000,1,-1 -1\r
+Watch Variable7=[xCharsForTx],92040000,1,-1 -1\r
+Watch Variable8=[xBigQueue],10080000,1,-1 -1\r
+Watch Variable9=[SSR0],A0070000,1,-1 -1\r
+Watch Variable10=[TMCSR0],A0070000,1,-1 -1\r
+SymbolSize=0 0 420 128\r
+SymbolState=0\r
+Watch Variable11=[cChar],10080000,1,-1 -1\r
+Watch Variable12=[xTaskCheck],10010000,1,-1 -1\r
+Watch Variable13=[xPolledQueue],10080000,1,-1 -1\r
+Watch Variable14=[BGR2],A0070000,1,-1 -1\r
+Layer6=2000,Src\watchdog\watchdog.c\r
+Layer7=2000,Src\watchdog\watchdog.h\r
+Layer8=2000,Src\port\portmacro.h\r
+Layer9=2000,Src\vectors.c\r
+Layer10=2000,Src\__STD_LIB_sbrk.c\r
+Layer11=2000,Src\FreeRTOSConfig.h\r
+Layer12=2000,Src\port\port.c\r
+Layer13=2000,Src\Start.asm\r
+Layer14=2000,Src\Main.c\r
+Source2Name=src\os\tasks.c\r
+Source2Size=66 66 872 465\r
+Source2State=0\r
+Source2Line=480\r
+Source2Mode=2\r
+Source3Name=Src\Start.asm\r
+Source3Size=88 88 894 487\r
+Source3State=0\r
+Source3Line=40F\r
+Source3Mode=2\r
+Source4Name=Src\watchdog\watchdog.h\r
+Source4Size=132 132 938 531\r
+Source4State=0\r
+Source4Line=2E\r
+Source4Mode=2\r
+Source5Name=Src\watchdog\watchdog.c\r
+Source5Size=154 154 960 553\r
+Source5State=0\r
+Source5Line=1\r
+Source5Mode=2\r
+Source6Name=Src\taskutility.c\r
+Source6Size=176 176 986 579\r
+Source6State=0\r
+Source6Line=64\r
+Source6Mode=2\r
+Source7Name=Src\port\portmacro.h\r
+Source7Size=22 22 832 425\r
+Source7State=0\r
+Source7Line=46\r
+Source7Mode=2\r
+Source8Name=Src\vectors.c\r
+Source8Size=44 44 854 447\r
+Source8State=0\r
+Source8Line=1\r
+Source8Mode=2\r
+Source9Name=Src\__STD_LIB_sbrk.c\r
+Source9Size=66 66 876 469\r
+Source9State=0\r
+Source9Line=1\r
+Source9Mode=2\r
+Layer15=1002,\r
+Source10Name=Src\FreeRTOSConfig.h\r
+Source10Size=110 110 920 513\r
+Source10State=0\r
+Source10Line=22\r
+Source10Mode=2\r
+Watch Variable15=[sState],90030000,1,-1 -1\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+GuardArea0=00010000 000FDFFF 7\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+Data MB21981=0000247C 00FFFFFF 0 2 1 1 1 1 000000DE 0000FFFF      \r
+DataBreakFlag1=Enable\r
+Data MB21982=00002538 00FFFFFF 0 2 1 1 1 1 000000DE 0000FFFF      \r
+DataBreakFlag2=Enable\r
+Code MB21986=00DE2616 00FFFFFF 1 0 1 flash.c$98\r
+CodeBreakFlag6=Enable\r
+Code MB21987=00DE261E 00FFFFFF 1 0 1 flash.c$110\r
+CodeBreakFlag7=Enable\r
+Code MB21988=00DE2633 00FFFFFF 1 0 1 flash.c$125\r
+CodeBreakFlag8=Enable\r
+Code MB21989=00DE2650 00FFFFFF 1 0 1 flash.c$138\r
+CodeBreakFlag9=Enable\r
+Code MB21980=00DE00D4 00FFFFFF 1 0 1    \r
+CodeBreakFlag0=Enable\r
+Debug File=C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs\96340_FreeRTOS_96348hs\ABS\96340_FreeRTOS_96348hs.abs\r
+Code MB21981=00F8016E 00FFFFFF 1 0 1 main.c$223\r
+CodeBreakFlag1=Enable\r
+Code MB21983=00F801A8 00FFFFFF 1 0 1 \vParTestSetLED\r
+CodeBreakFlag3=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=12D714 2AB11CC 27874 1234724 0\r
+DebugArea2=0 B65720 11154784 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=1\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=63992\r
+Receive=32000\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 00FFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_COM1.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_COM1.sup
new file mode 100644 (file)
index 0000000..548c5e1
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_COM1.sup
@@ -0,0 +1,146 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFFFFFF\r
+[Device]\r
+Communication=RS COM1 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=0 0 0 0\r
+RegisterState=0\r
+MemorySize=0 0 0 0\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'000000\r
+Memory Address=H'000000\r
+Memory Mode=H'FFFFFFFF\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=FFFFFFFF\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=105 34A066E 49356 1234724 0\r
+DebugArea2=0 326508 13702376 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=1000\r
+Receive=800\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 FFFFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_COM2.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_COM2.sup
new file mode 100644 (file)
index 0000000..851fec7
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_COM2.sup
@@ -0,0 +1,146 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFFFFFF\r
+[Device]\r
+Communication=RS COM2 115200\r
+ProductID=2002\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=0 0 0 0\r
+RegisterState=0\r
+MemorySize=0 0 0 0\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'000000\r
+Memory Address=H'000000\r
+Memory Mode=H'FFFFFFFF\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=FFFFFFFF\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=105 34A0671 49356 1234724 0\r
+DebugArea2=0 326358 13702376 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=1000\r
+Receive=800\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 FFFFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_LAN.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_LAN.sup
new file mode 100644 (file)
index 0000000..683b5bf
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_LAN.sup
@@ -0,0 +1,45 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+[Device]\r
+Communication=LAN 127.0.0.1\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_USB.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_USB.sup
new file mode 100644 (file)
index 0000000..2e1391a
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_3/MB2198-01_USB.sup
@@ -0,0 +1,286 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=0\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFF\r
+[Device]\r
+Communication=USB \r
+ProductID=2002\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 392 493 588\r
+AssemblyState=2\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=491 191 982 382\r
+RegisterState=0\r
+MemorySize=491 382 982 573\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'F852F5\r
+Memory Address=H'F80198\r
+Memory Mode=H'00000001\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=1\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+LocalSize=491 0 982 191\r
+LocalState=0\r
+WatchSize=0 287 491 574\r
+WatchState=0\r
+Layer0=1004,\r
+Layer1=1006,\r
+Layer2=1003,\r
+Layer3=1005,\r
+Layer4=2000,Src\taskutility.c\r
+Register Select0=H'00000000\r
+Register Select1=H'00000003\r
+Register Select2=H'00000004\r
+Register Select3=H'00000005\r
+Register Select4=H'00000006\r
+Register Select5=H'00000007\r
+Register Select6=H'00000008\r
+Register Select7=H'00000010\r
+Register Select8=H'00000011\r
+Register Select9=H'00000012\r
+Register Select10=H'00000013\r
+Register Select11=H'00000014\r
+Register Select12=H'00000015\r
+Register Select13=H'00000016\r
+Register Select14=H'00000017\r
+Register Select15=H'00000018\r
+Register Select16=H'00000022\r
+Register Select17=H'00000023\r
+Register Select18=H'00000024\r
+Register Select19=H'00000025\r
+Register Select20=H'00000026\r
+Register Select21=H'00000027\r
+Register Select22=H'00000028\r
+Register Select23=H'00000029\r
+Register Select24=H'00000035\r
+Source0Name=Src\Main.c\r
+Source0Size=0 0 491 287\r
+Source0State=0\r
+Source0Line=DA\r
+Source0Mode=2\r
+Source1Name=Src\port\port.c\r
+Source1Size=22 22 828 421\r
+Source1State=0\r
+Source1Line=2E\r
+Source1Mode=2\r
+Watch Variable0=[usCriticalNesting],00080000,1,-1 -1\r
+Watch Variable1=[pxCurrentTCB],92040000,1,-1 -1\r
+Watch Variable2=[pxNewTCB],00080000,1,-1 -1\r
+TraceSize=244 196 977 510\r
+TraceState=0\r
+Watch Variable3=[maindata],10080000,1,-1 -1\r
+Watch Variable4=[pxReadyTasksLists],10010000,1,-1 -1\r
+Layer5=2000,src\os\tasks.c\r
+Watch Variable5=[queueFail],91030000,1,-1 -1\r
+Watch Variable6=[xRxedChars],92040000,1,-1 -1\r
+Watch Variable7=[xCharsForTx],92040000,1,-1 -1\r
+Watch Variable8=[xBigQueue],10080000,1,-1 -1\r
+Watch Variable9=[SSR0],A0070000,1,-1 -1\r
+Watch Variable10=[TMCSR0],A0070000,1,-1 -1\r
+SymbolSize=0 0 420 128\r
+SymbolState=0\r
+Watch Variable11=[cChar],10080000,1,-1 -1\r
+Watch Variable12=[xTaskCheck],10010000,1,-1 -1\r
+Watch Variable13=[xPolledQueue],10080000,1,-1 -1\r
+Watch Variable14=[BGR2],A0070000,1,-1 -1\r
+Layer6=2000,Src\watchdog\watchdog.c\r
+Layer7=2000,Src\watchdog\watchdog.h\r
+Layer8=2000,Src\port\portmacro.h\r
+Layer9=2000,Src\vectors.c\r
+Layer10=2000,Src\__STD_LIB_sbrk.c\r
+Layer11=2000,Src\FreeRTOSConfig.h\r
+Layer12=2000,Src\port\port.c\r
+Layer13=2000,Src\Start.asm\r
+Layer14=2000,Src\Main.c\r
+Source2Name=src\os\tasks.c\r
+Source2Size=66 66 872 465\r
+Source2State=0\r
+Source2Line=480\r
+Source2Mode=2\r
+Source3Name=Src\Start.asm\r
+Source3Size=88 88 894 487\r
+Source3State=0\r
+Source3Line=40F\r
+Source3Mode=2\r
+Source4Name=Src\watchdog\watchdog.h\r
+Source4Size=132 132 938 531\r
+Source4State=0\r
+Source4Line=2E\r
+Source4Mode=2\r
+Source5Name=Src\watchdog\watchdog.c\r
+Source5Size=154 154 960 553\r
+Source5State=0\r
+Source5Line=1\r
+Source5Mode=2\r
+Source6Name=Src\taskutility.c\r
+Source6Size=176 176 986 579\r
+Source6State=0\r
+Source6Line=64\r
+Source6Mode=2\r
+Source7Name=Src\port\portmacro.h\r
+Source7Size=22 22 832 425\r
+Source7State=0\r
+Source7Line=46\r
+Source7Mode=2\r
+Source8Name=Src\vectors.c\r
+Source8Size=44 44 854 447\r
+Source8State=0\r
+Source8Line=1\r
+Source8Mode=2\r
+Source9Name=Src\__STD_LIB_sbrk.c\r
+Source9Size=66 66 876 469\r
+Source9State=0\r
+Source9Line=1\r
+Source9Mode=2\r
+Layer15=1002,\r
+Source10Name=Src\FreeRTOSConfig.h\r
+Source10Size=110 110 920 513\r
+Source10State=0\r
+Source10Line=22\r
+Source10Mode=2\r
+Watch Variable15=[sState],90030000,1,-1 -1\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+GuardArea0=00010000 000FDFFF 7\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+Data MB21981=0000247C 00FFFFFF 0 2 1 1 1 1 000000DE 0000FFFF      \r
+DataBreakFlag1=Enable\r
+Data MB21982=00002538 00FFFFFF 0 2 1 1 1 1 000000DE 0000FFFF      \r
+DataBreakFlag2=Enable\r
+Code MB21986=00DE2616 00FFFFFF 1 0 1 flash.c$98\r
+CodeBreakFlag6=Enable\r
+Code MB21987=00DE261E 00FFFFFF 1 0 1 flash.c$110\r
+CodeBreakFlag7=Enable\r
+Code MB21988=00DE2633 00FFFFFF 1 0 1 flash.c$125\r
+CodeBreakFlag8=Enable\r
+Code MB21989=00DE2650 00FFFFFF 1 0 1 flash.c$138\r
+CodeBreakFlag9=Enable\r
+Code MB21980=00DE00D4 00FFFFFF 1 0 1    \r
+CodeBreakFlag0=Enable\r
+Debug File=C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs\96340_FreeRTOS_96348hs\ABS\96340_FreeRTOS_96348hs.abs\r
+Code MB21981=00F8016E 00FFFFFF 1 0 1 main.c$223\r
+CodeBreakFlag1=Enable\r
+Code MB21983=00F801A8 00FFFFFF 1 0 1 \vParTestSetLED\r
+CodeBreakFlag3=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=12D714 2AB11CC 27874 1234724 0\r
+DebugArea2=0 B65720 11154784 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=1\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=63992\r
+Receive=32000\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 00FFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_COM1.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_COM1.sup
new file mode 100644 (file)
index 0000000..548c5e1
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_COM1.sup
@@ -0,0 +1,146 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFFFFFF\r
+[Device]\r
+Communication=RS COM1 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=0 0 0 0\r
+RegisterState=0\r
+MemorySize=0 0 0 0\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'000000\r
+Memory Address=H'000000\r
+Memory Mode=H'FFFFFFFF\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=FFFFFFFF\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=105 34A066E 49356 1234724 0\r
+DebugArea2=0 326508 13702376 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=1000\r
+Receive=800\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 FFFFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_COM2.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_COM2.sup
new file mode 100644 (file)
index 0000000..851fec7
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_COM2.sup
@@ -0,0 +1,146 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFFFFFF\r
+[Device]\r
+Communication=RS COM2 115200\r
+ProductID=2002\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=0 0 0 0\r
+RegisterState=0\r
+MemorySize=0 0 0 0\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'000000\r
+Memory Address=H'000000\r
+Memory Mode=H'FFFFFFFF\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=FFFFFFFF\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=105 34A0671 49356 1234724 0\r
+DebugArea2=0 326358 13702376 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=1000\r
+Receive=800\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 FFFFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_LAN.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_LAN.sup
new file mode 100644 (file)
index 0000000..683b5bf
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_LAN.sup
@@ -0,0 +1,45 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+[Device]\r
+Communication=LAN 127.0.0.1\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_USB.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_USB.sup
new file mode 100644 (file)
index 0000000..2e1391a
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Config_4/MB2198-01_USB.sup
@@ -0,0 +1,286 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=0\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+Mode=FFFF\r
+[Device]\r
+Communication=USB \r
+ProductID=2002\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 392 493 588\r
+AssemblyState=2\r
+AssemblyFGColor=0 0 255\r
+RegisterSize=491 191 982 382\r
+RegisterState=0\r
+MemorySize=491 382 982 573\r
+MemoryState=0\r
+CommandSize=0 0 0 0\r
+CommandState=0\r
+Assembly Address=H'F852F5\r
+Memory Address=H'F80198\r
+Memory Mode=H'00000001\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=1\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+Coverage SplitRow=0\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+LocalSize=491 0 982 191\r
+LocalState=0\r
+WatchSize=0 287 491 574\r
+WatchState=0\r
+Layer0=1004,\r
+Layer1=1006,\r
+Layer2=1003,\r
+Layer3=1005,\r
+Layer4=2000,Src\taskutility.c\r
+Register Select0=H'00000000\r
+Register Select1=H'00000003\r
+Register Select2=H'00000004\r
+Register Select3=H'00000005\r
+Register Select4=H'00000006\r
+Register Select5=H'00000007\r
+Register Select6=H'00000008\r
+Register Select7=H'00000010\r
+Register Select8=H'00000011\r
+Register Select9=H'00000012\r
+Register Select10=H'00000013\r
+Register Select11=H'00000014\r
+Register Select12=H'00000015\r
+Register Select13=H'00000016\r
+Register Select14=H'00000017\r
+Register Select15=H'00000018\r
+Register Select16=H'00000022\r
+Register Select17=H'00000023\r
+Register Select18=H'00000024\r
+Register Select19=H'00000025\r
+Register Select20=H'00000026\r
+Register Select21=H'00000027\r
+Register Select22=H'00000028\r
+Register Select23=H'00000029\r
+Register Select24=H'00000035\r
+Source0Name=Src\Main.c\r
+Source0Size=0 0 491 287\r
+Source0State=0\r
+Source0Line=DA\r
+Source0Mode=2\r
+Source1Name=Src\port\port.c\r
+Source1Size=22 22 828 421\r
+Source1State=0\r
+Source1Line=2E\r
+Source1Mode=2\r
+Watch Variable0=[usCriticalNesting],00080000,1,-1 -1\r
+Watch Variable1=[pxCurrentTCB],92040000,1,-1 -1\r
+Watch Variable2=[pxNewTCB],00080000,1,-1 -1\r
+TraceSize=244 196 977 510\r
+TraceState=0\r
+Watch Variable3=[maindata],10080000,1,-1 -1\r
+Watch Variable4=[pxReadyTasksLists],10010000,1,-1 -1\r
+Layer5=2000,src\os\tasks.c\r
+Watch Variable5=[queueFail],91030000,1,-1 -1\r
+Watch Variable6=[xRxedChars],92040000,1,-1 -1\r
+Watch Variable7=[xCharsForTx],92040000,1,-1 -1\r
+Watch Variable8=[xBigQueue],10080000,1,-1 -1\r
+Watch Variable9=[SSR0],A0070000,1,-1 -1\r
+Watch Variable10=[TMCSR0],A0070000,1,-1 -1\r
+SymbolSize=0 0 420 128\r
+SymbolState=0\r
+Watch Variable11=[cChar],10080000,1,-1 -1\r
+Watch Variable12=[xTaskCheck],10010000,1,-1 -1\r
+Watch Variable13=[xPolledQueue],10080000,1,-1 -1\r
+Watch Variable14=[BGR2],A0070000,1,-1 -1\r
+Layer6=2000,Src\watchdog\watchdog.c\r
+Layer7=2000,Src\watchdog\watchdog.h\r
+Layer8=2000,Src\port\portmacro.h\r
+Layer9=2000,Src\vectors.c\r
+Layer10=2000,Src\__STD_LIB_sbrk.c\r
+Layer11=2000,Src\FreeRTOSConfig.h\r
+Layer12=2000,Src\port\port.c\r
+Layer13=2000,Src\Start.asm\r
+Layer14=2000,Src\Main.c\r
+Source2Name=src\os\tasks.c\r
+Source2Size=66 66 872 465\r
+Source2State=0\r
+Source2Line=480\r
+Source2Mode=2\r
+Source3Name=Src\Start.asm\r
+Source3Size=88 88 894 487\r
+Source3State=0\r
+Source3Line=40F\r
+Source3Mode=2\r
+Source4Name=Src\watchdog\watchdog.h\r
+Source4Size=132 132 938 531\r
+Source4State=0\r
+Source4Line=2E\r
+Source4Mode=2\r
+Source5Name=Src\watchdog\watchdog.c\r
+Source5Size=154 154 960 553\r
+Source5State=0\r
+Source5Line=1\r
+Source5Mode=2\r
+Source6Name=Src\taskutility.c\r
+Source6Size=176 176 986 579\r
+Source6State=0\r
+Source6Line=64\r
+Source6Mode=2\r
+Source7Name=Src\port\portmacro.h\r
+Source7Size=22 22 832 425\r
+Source7State=0\r
+Source7Line=46\r
+Source7Mode=2\r
+Source8Name=Src\vectors.c\r
+Source8Size=44 44 854 447\r
+Source8State=0\r
+Source8Line=1\r
+Source8Mode=2\r
+Source9Name=Src\__STD_LIB_sbrk.c\r
+Source9Size=66 66 876 469\r
+Source9State=0\r
+Source9Line=1\r
+Source9Mode=2\r
+Layer15=1002,\r
+Source10Name=Src\FreeRTOSConfig.h\r
+Source10Size=110 110 920 513\r
+Source10State=0\r
+Source10Line=22\r
+Source10Mode=2\r
+Watch Variable15=[sState],90030000,1,-1 -1\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+[Map]\r
+Flag=Enable\r
+Undef=On\r
+Inrom Access=Off\r
+Inrom=Off\r
+Inrom Image=On\r
+Area0=00000180 0000037F 7 1 0\r
+Area1=00002240 00007FFF 7 1 0\r
+Area2=00000000 000000EF 3 1 0\r
+Area3=00000100 0000017F 3 1 0\r
+Area4=00000380 00000BFF 3 1 0\r
+GuardArea0=00010000 000FDFFF 7\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+[Break Environment]\r
+Flag=Enable\r
+Data MB21981=0000247C 00FFFFFF 0 2 1 1 1 1 000000DE 0000FFFF      \r
+DataBreakFlag1=Enable\r
+Data MB21982=00002538 00FFFFFF 0 2 1 1 1 1 000000DE 0000FFFF      \r
+DataBreakFlag2=Enable\r
+Code MB21986=00DE2616 00FFFFFF 1 0 1 flash.c$98\r
+CodeBreakFlag6=Enable\r
+Code MB21987=00DE261E 00FFFFFF 1 0 1 flash.c$110\r
+CodeBreakFlag7=Enable\r
+Code MB21988=00DE2633 00FFFFFF 1 0 1 flash.c$125\r
+CodeBreakFlag8=Enable\r
+Code MB21989=00DE2650 00FFFFFF 1 0 1 flash.c$138\r
+CodeBreakFlag9=Enable\r
+Code MB21980=00DE00D4 00FFFFFF 1 0 1    \r
+CodeBreakFlag0=Enable\r
+Debug File=C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs\96340_FreeRTOS_96348hs\ABS\96340_FreeRTOS_96348hs.abs\r
+Code MB21981=00F8016E 00FFFFFF 1 0 1 main.c$223\r
+CodeBreakFlag1=Enable\r
+Code MB21983=00F801A8 00FFFFFF 1 0 1 \vParTestSetLED\r
+CodeBreakFlag3=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+RunMode=0\r
+Verify=1\r
+EventMode=0\r
+Limit Volt MB2198=5.75 2.5\r
+WatchDoc=0\r
+Resource=0\r
+External Pin=0\r
+DefaultBreak=0\r
+DebugArea1=12D714 2AB11CC 27874 1234724 0\r
+DebugArea2=0 B65720 11154784 1237400 0\r
+ParallelPort=-1 0\r
+Performance Break=2\r
+Coverage Status=0\r
+Frequency=40\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=0\r
+WatchWindow=1\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+[Color]\r
+Flag=Enable\r
+[Tab Environment]\r
+TabSize=8\r
+[Communication]\r
+Send=63992\r
+Receive=32000\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r
+Trace StartPosition=1\r
+Trace BufferfulStop=0\r
+Trace Instruction=1\r
+Trace Verbose=0\r
+Trace DataArea1=1 00000000 00FFFFFF 7\r
+Trace DataArea2=2 00000000 FFFFFFFF 0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/FreeRTOS_96348hs_FLASHCAN100P340.prj b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/FreeRTOS_96348hs_FLASHCAN100P340.prj
new file mode 100644 (file)
index 0000000..6f09099
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/FreeRTOS_96348hs_FLASHCAN100P340.prj
@@ -0,0 +1,1748 @@
+[Version]\r
+DLLVer=02.3005.01.0\r
+PRJVer=1\r
+\r
+[PRJKIND]\r
+mode=1\r
+\r
+[CPUTYPE]\r
+CpuSerise=907\r
+\r
+[DirInfo]\r
+PRJ=E:\FreeRTOS\16FX\96340_FreeRTOS_96348hs\96340_FreeRTOS_96348hs\Demo\MB96340_Softune\FreeRTOS_96348hs_FLASHCAN100P340\\r
+\r
+[PrjInfo]\r
+Count=4\r
+PrjInfo-0=Config_1\r
+PrjInfo-1=Config_2\r
+PrjInfo-2=Config_3\r
+PrjInfo-3=Config_4\r
+Active=Config_4\r
+\r
+[MEMBER]\r
+F0=45\r
+F1=0 f Source Files\r
+F2=0 c Src\Main.c\r
+F3=0 a Src\mb96348hs.asm\r
+F4=0 * readme.txt\r
+F5=0 a Src\Start.asm\r
+F6=0 c Src\vectors.c\r
+F7=0 f Source Files\portable\r
+F8=0 c ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F9=0 c ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F10=0 f Source Files\FreeRTOS\r
+F11=0 c ..\..\..\Source\croutine.c\r
+F12=0 c ..\..\..\Source\list.c\r
+F13=0 c ..\..\..\Source\queue.c\r
+F14=0 c ..\..\..\Source\tasks.c\r
+F15=0 f Source Files\Minimal\r
+F16=0 c ..\..\Common\Minimal\AltBlckQ.c\r
+F17=0 c ..\..\Common\Minimal\AltBlock.c\r
+F18=0 c ..\..\Common\Minimal\AltPollQ.c\r
+F19=0 c ..\..\Common\Minimal\AltQTest.c\r
+F20=0 c ..\..\Common\Minimal\BlockQ.c\r
+F21=0 c ..\..\Common\Minimal\blocktim.c\r
+F22=0 c ..\..\Common\Minimal\comtest.c\r
+F23=0 c ..\..\Common\Minimal\countsem.c\r
+F24=0 c ..\..\Common\Minimal\crflash.c\r
+F25=0 c ..\..\Common\Minimal\crhook.c\r
+F26=0 c ..\..\Common\Minimal\death.c\r
+F27=0 c ..\..\Common\Minimal\dynamic.c\r
+F28=0 c ..\..\Common\Minimal\flash.c\r
+F29=0 c ..\..\Common\Minimal\flop.c\r
+F30=0 c ..\..\Common\Minimal\GenQTest.c\r
+F31=0 c ..\..\Common\Minimal\integer.c\r
+F32=0 c ..\..\Common\Minimal\PollQ.c\r
+F33=0 c ..\..\Common\Minimal\QPeek.c\r
+F34=0 c ..\..\Common\Minimal\semtest.c\r
+F35=0 f Source Files\MemMang\r
+F36=0 c ..\..\..\Source\portable\MemMang\heap_1.c\r
+F37=0 c ..\..\..\Source\portable\MemMang\heap_2.c\r
+F38=0 c ..\..\..\Source\portable\MemMang\heap_3.c\r
+F39=0 f Source Files\serial\r
+F40=0 c Src\serial\serial.c\r
+F41=0 f Source Files\watchdog\r
+F42=0 c Src\watchdog\watchdog.c\r
+F43=0 f Source Files\utility\r
+F44=0 c Src\utility\taskutility.c\r
+F45=0 f Include Files\r
+\r
+[OPTIONFILE]\r
+FILE=options.dat\r
+\r
+[CPUTYPE-Config_1]\r
+CsvFile=Lib\907\907.csv\r
+CpuName=MB96F348HSA\r
+Count=0\r
+\r
+[DirInfo-Config_1]\r
+CONFIG=Config_1\\r
+OBJ=Config_1\OBJ\\r
+LST=Config_1\LST\\r
+OPT=Config_1\OPT\\r
+\r
+[MEMBER-Config_1]\r
+F0=36\r
+F1=0 m 1 Config_1\ABS\FreeRTOS_96348hs_FLASHCAN100P340.abs\r
+F2=0 a 1 Src\Start.asm\r
+F3=13 c 1 Src\Main.c\r
+F3-1=- src\mb96348hs.h\r
+F3-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F3-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F3-4=- ..\..\..\Source\include\projdefs.h\r
+F3-5=- ..\..\..\Source\include\portable.h\r
+F3-6=- ..\..\..\Source\include\task.h\r
+F3-7=- ..\..\..\Source\include\list.h\r
+F3-8=- ..\..\..\Source\include\semphr.h\r
+F3-9=- ..\..\..\Source\include\queue.h\r
+F3-10=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F3-11=- Src\config\FreeRTOSConfig.h\r
+F3-12=- Src\config\config.h\r
+F3-13=- Src\watchdog\watchdog.h\r
+F4=1 c 1 Src\vectors.c\r
+F4-1=- src\mb96348hs.h\r
+F5=0 a 1 Src\mb96348hs.asm\r
+F6=12 c 1 Src\serial\serial.c\r
+F6-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F6-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F6-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F6-4=- ..\..\..\Source\include\projdefs.h\r
+F6-5=- Src\config\FreeRTOSConfig.h\r
+F6-6=- ..\..\..\Source\include\portable.h\r
+F6-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F6-8=- src\mb96348hs.h\r
+F6-9=- ..\..\..\Source\include\queue.h\r
+F6-10=- ..\..\..\Source\include\task.h\r
+F6-11=- ..\..\..\Source\include\list.h\r
+F6-12=- ..\..\Common\include\serial.h\r
+F7=10 c 1 Src\watchdog\watchdog.c\r
+F7-1=- src\mb96348hs.h\r
+F7-2=- Src\watchdog\watchdog.h\r
+F7-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F7-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7-5=- ..\..\..\Source\include\projdefs.h\r
+F7-6=- Src\config\FreeRTOSConfig.h\r
+F7-7=- ..\..\..\Source\include\portable.h\r
+F7-8=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F7-9=- ..\..\..\Source\include\task.h\r
+F7-10=- ..\..\..\Source\include\list.h\r
+F8=9 c 1 Src\utility\taskutility.c\r
+F8-1=- src\mb96348hs.h\r
+F8-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F8-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F8-4=- ..\..\..\Source\include\projdefs.h\r
+F8-5=- Src\config\FreeRTOSConfig.h\r
+F8-6=- ..\..\..\Source\include\portable.h\r
+F8-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F8-8=- ..\..\..\Source\include\task.h\r
+F8-9=- ..\..\..\Source\include\list.h\r
+F9=3 c 1 ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F9-1=- Src\config\FreeRTOSConfig.h\r
+F9-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F9-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10=9 c 1 ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F10-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F10-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10-3=- ..\..\..\Source\include\projdefs.h\r
+F10-4=- Src\config\FreeRTOSConfig.h\r
+F10-5=- ..\..\..\Source\include\portable.h\r
+F10-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F10-7=- src\mb96348hs.h\r
+F10-8=- ..\..\..\Source\include\task.h\r
+F10-9=- ..\..\..\Source\include\list.h\r
+F11=10 c 1 ..\..\..\Source\croutine.c\r
+F11-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F11-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F11-3=- ..\..\..\Source\include\projdefs.h\r
+F11-4=- Src\config\FreeRTOSConfig.h\r
+F11-5=- ..\..\..\Source\include\portable.h\r
+F11-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F11-7=- src\mb96348hs.h\r
+F11-8=- ..\..\..\Source\include\task.h\r
+F11-9=- ..\..\..\Source\include\list.h\r
+F11-10=- ..\..\..\Source\include\croutine.h\r
+F12=9 c 1 ..\..\..\Source\list.c\r
+F12-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F12-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F12-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F12-4=- ..\..\..\Source\include\projdefs.h\r
+F12-5=- Src\config\FreeRTOSConfig.h\r
+F12-6=- ..\..\..\Source\include\portable.h\r
+F12-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F12-8=- src\mb96348hs.h\r
+F12-9=- ..\..\..\Source\include\list.h\r
+F13=12 c 1 ..\..\..\Source\queue.c\r
+F13-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F13-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F13-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F13-4=- ..\..\..\Source\include\FreeRTOS.h\r
+F13-5=- ..\..\..\Source\include\projdefs.h\r
+F13-6=- Src\config\FreeRTOSConfig.h\r
+F13-7=- ..\..\..\Source\include\portable.h\r
+F13-8=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F13-9=- src\mb96348hs.h\r
+F13-10=- ..\..\..\Source\include\task.h\r
+F13-11=- ..\..\..\Source\include\list.h\r
+F13-12=- ..\..\..\Source\include\croutine.h\r
+F14=13 c 1 ..\..\..\Source\tasks.c\r
+F14-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdio.h\r
+F14-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F14-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdarg.h\r
+F14-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F14-5=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F14-6=- ..\..\..\Source\include\FreeRTOS.h\r
+F14-7=- ..\..\..\Source\include\projdefs.h\r
+F14-8=- Src\config\FreeRTOSConfig.h\r
+F14-9=- ..\..\..\Source\include\portable.h\r
+F14-10=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F14-11=- src\mb96348hs.h\r
+F14-12=- ..\..\..\Source\include\task.h\r
+F14-13=- ..\..\..\Source\include\list.h\r
+F15=12 c 0 ..\..\Common\Minimal\AltBlckQ.c\r
+F15-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F15-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F15-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F15-4=- ..\..\..\Source\include\projdefs.h\r
+F15-5=- Src\config\FreeRTOSConfig.h\r
+F15-6=- ..\..\..\Source\include\portable.h\r
+F15-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F15-8=- src\mb96348hs.h\r
+F15-9=- ..\..\..\Source\include\task.h\r
+F15-10=- ..\..\..\Source\include\list.h\r
+F15-11=- ..\..\..\Source\include\queue.h\r
+F15-12=- ..\..\Common\include\AltBlckQ.h\r
+F16=11 c 0 ..\..\Common\Minimal\AltBlock.c\r
+F16-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F16-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F16-3=- ..\..\..\Source\include\projdefs.h\r
+F16-4=- Src\config\FreeRTOSConfig.h\r
+F16-5=- ..\..\..\Source\include\portable.h\r
+F16-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F16-7=- src\mb96348hs.h\r
+F16-8=- ..\..\..\Source\include\task.h\r
+F16-9=- ..\..\..\Source\include\list.h\r
+F16-10=- ..\..\..\Source\include\queue.h\r
+F16-11=- ..\..\Common\include\AltBlock.h\r
+F17=12 c 0 ..\..\Common\Minimal\AltPollQ.c\r
+F17-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F17-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F17-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F17-4=- ..\..\..\Source\include\projdefs.h\r
+F17-5=- Src\config\FreeRTOSConfig.h\r
+F17-6=- ..\..\..\Source\include\portable.h\r
+F17-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F17-8=- src\mb96348hs.h\r
+F17-9=- ..\..\..\Source\include\task.h\r
+F17-10=- ..\..\..\Source\include\list.h\r
+F17-11=- ..\..\..\Source\include\queue.h\r
+F17-12=- ..\..\Common\include\AltPollQ.h\r
+F18=13 c 0 ..\..\Common\Minimal\AltQTest.c\r
+F18-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F18-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F18-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F18-4=- ..\..\..\Source\include\projdefs.h\r
+F18-5=- Src\config\FreeRTOSConfig.h\r
+F18-6=- ..\..\..\Source\include\portable.h\r
+F18-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F18-8=- src\mb96348hs.h\r
+F18-9=- ..\..\..\Source\include\task.h\r
+F18-10=- ..\..\..\Source\include\list.h\r
+F18-11=- ..\..\..\Source\include\queue.h\r
+F18-12=- ..\..\..\Source\include\semphr.h\r
+F18-13=- ..\..\Common\include\AltQTest.h\r
+F19=12 c 1 ..\..\Common\Minimal\BlockQ.c\r
+F19-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F19-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F19-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F19-4=- ..\..\..\Source\include\projdefs.h\r
+F19-5=- Src\config\FreeRTOSConfig.h\r
+F19-6=- ..\..\..\Source\include\portable.h\r
+F19-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F19-8=- src\mb96348hs.h\r
+F19-9=- ..\..\..\Source\include\task.h\r
+F19-10=- ..\..\..\Source\include\list.h\r
+F19-11=- ..\..\..\Source\include\queue.h\r
+F19-12=- ..\..\Common\include\BlockQ.h\r
+F20=11 c 1 ..\..\Common\Minimal\blocktim.c\r
+F20-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F20-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F20-3=- ..\..\..\Source\include\projdefs.h\r
+F20-4=- Src\config\FreeRTOSConfig.h\r
+F20-5=- ..\..\..\Source\include\portable.h\r
+F20-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F20-7=- src\mb96348hs.h\r
+F20-8=- ..\..\..\Source\include\task.h\r
+F20-9=- ..\..\..\Source\include\list.h\r
+F20-10=- ..\..\..\Source\include\queue.h\r
+F20-11=- ..\..\Common\include\blocktim.h\r
+F21=13 c 1 ..\..\Common\Minimal\comtest.c\r
+F21-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F21-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F21-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F21-4=- ..\..\..\Source\include\projdefs.h\r
+F21-5=- Src\config\FreeRTOSConfig.h\r
+F21-6=- ..\..\..\Source\include\portable.h\r
+F21-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F21-8=- src\mb96348hs.h\r
+F21-9=- ..\..\..\Source\include\task.h\r
+F21-10=- ..\..\..\Source\include\list.h\r
+F21-11=- ..\..\Common\include\serial.h\r
+F21-12=- ..\..\Common\include\comtest.h\r
+F21-13=- ..\..\Common\include\partest.h\r
+F22=12 c 0 ..\..\Common\Minimal\countsem.c\r
+F22-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F22-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F22-3=- ..\..\..\Source\include\projdefs.h\r
+F22-4=- Src\config\FreeRTOSConfig.h\r
+F22-5=- ..\..\..\Source\include\portable.h\r
+F22-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F22-7=- src\mb96348hs.h\r
+F22-8=- ..\..\..\Source\include\task.h\r
+F22-9=- ..\..\..\Source\include\list.h\r
+F22-10=- ..\..\..\Source\include\semphr.h\r
+F22-11=- ..\..\..\Source\include\queue.h\r
+F22-12=- ..\..\Common\include\countsem.h\r
+F23=12 c 1 ..\..\Common\Minimal\crflash.c\r
+F23-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F23-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F23-3=- ..\..\..\Source\include\projdefs.h\r
+F23-4=- Src\config\FreeRTOSConfig.h\r
+F23-5=- ..\..\..\Source\include\portable.h\r
+F23-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F23-7=- src\mb96348hs.h\r
+F23-8=- ..\..\..\Source\include\croutine.h\r
+F23-9=- ..\..\..\Source\include\list.h\r
+F23-10=- ..\..\..\Source\include\queue.h\r
+F23-11=- ..\..\Common\include\partest.h\r
+F23-12=- ..\..\Common\include\crflash.h\r
+F24=11 c 1 ..\..\Common\Minimal\crhook.c\r
+F24-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F24-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F24-3=- ..\..\..\Source\include\projdefs.h\r
+F24-4=- Src\config\FreeRTOSConfig.h\r
+F24-5=- ..\..\..\Source\include\portable.h\r
+F24-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F24-7=- src\mb96348hs.h\r
+F24-8=- ..\..\..\Source\include\croutine.h\r
+F24-9=- ..\..\..\Source\include\list.h\r
+F24-10=- ..\..\..\Source\include\queue.h\r
+F24-11=- ..\..\Common\include\crhook.h\r
+F25=11 c 1 ..\..\Common\Minimal\death.c\r
+F25-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F25-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F25-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F25-4=- ..\..\..\Source\include\projdefs.h\r
+F25-5=- Src\config\FreeRTOSConfig.h\r
+F25-6=- ..\..\..\Source\include\portable.h\r
+F25-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F25-8=- src\mb96348hs.h\r
+F25-9=- ..\..\..\Source\include\task.h\r
+F25-10=- ..\..\..\Source\include\list.h\r
+F25-11=- ..\..\Common\include\death.h\r
+F26=13 c 1 ..\..\Common\Minimal\dynamic.c\r
+F26-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F26-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F26-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F26-4=- ..\..\..\Source\include\projdefs.h\r
+F26-5=- Src\config\FreeRTOSConfig.h\r
+F26-6=- ..\..\..\Source\include\portable.h\r
+F26-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F26-8=- src\mb96348hs.h\r
+F26-9=- ..\..\..\Source\include\task.h\r
+F26-10=- ..\..\..\Source\include\list.h\r
+F26-11=- ..\..\..\Source\include\semphr.h\r
+F26-12=- ..\..\..\Source\include\queue.h\r
+F26-13=- ..\..\Common\include\dynamic.h\r
+F27=12 c 1 ..\..\Common\Minimal\flash.c\r
+F27-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F27-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F27-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F27-4=- ..\..\..\Source\include\projdefs.h\r
+F27-5=- Src\config\FreeRTOSConfig.h\r
+F27-6=- ..\..\..\Source\include\portable.h\r
+F27-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F27-8=- src\mb96348hs.h\r
+F27-9=- ..\..\..\Source\include\task.h\r
+F27-10=- ..\..\..\Source\include\list.h\r
+F27-11=- ..\..\Common\include\partest.h\r
+F27-12=- ..\..\Common\include\flash.h\r
+F28=13 c 1 ..\..\Common\Minimal\flop.c\r
+F28-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F28-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F28-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\math.h\r
+F28-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\errno.h\r
+F28-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F28-6=- ..\..\..\Source\include\projdefs.h\r
+F28-7=- Src\config\FreeRTOSConfig.h\r
+F28-8=- ..\..\..\Source\include\portable.h\r
+F28-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F28-10=- src\mb96348hs.h\r
+F28-11=- ..\..\..\Source\include\task.h\r
+F28-12=- ..\..\..\Source\include\list.h\r
+F28-13=- ..\..\Common\include\flop.h\r
+F29=13 c 1 ..\..\Common\Minimal\GenQTest.c\r
+F29-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F29-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F29-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F29-4=- ..\..\..\Source\include\projdefs.h\r
+F29-5=- Src\config\FreeRTOSConfig.h\r
+F29-6=- ..\..\..\Source\include\portable.h\r
+F29-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F29-8=- src\mb96348hs.h\r
+F29-9=- ..\..\..\Source\include\task.h\r
+F29-10=- ..\..\..\Source\include\list.h\r
+F29-11=- ..\..\..\Source\include\queue.h\r
+F29-12=- ..\..\..\Source\include\semphr.h\r
+F29-13=- ..\..\Common\include\GenQTest.h\r
+F30=11 c 1 ..\..\Common\Minimal\integer.c\r
+F30-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F30-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F30-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F30-4=- ..\..\..\Source\include\projdefs.h\r
+F30-5=- Src\config\FreeRTOSConfig.h\r
+F30-6=- ..\..\..\Source\include\portable.h\r
+F30-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F30-8=- src\mb96348hs.h\r
+F30-9=- ..\..\..\Source\include\task.h\r
+F30-10=- ..\..\..\Source\include\list.h\r
+F30-11=- ..\..\Common\include\integer.h\r
+F31=12 c 1 ..\..\Common\Minimal\PollQ.c\r
+F31-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F31-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F31-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F31-4=- ..\..\..\Source\include\projdefs.h\r
+F31-5=- Src\config\FreeRTOSConfig.h\r
+F31-6=- ..\..\..\Source\include\portable.h\r
+F31-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F31-8=- src\mb96348hs.h\r
+F31-9=- ..\..\..\Source\include\task.h\r
+F31-10=- ..\..\..\Source\include\list.h\r
+F31-11=- ..\..\..\Source\include\queue.h\r
+F31-12=- ..\..\Common\include\PollQ.h\r
+F32=13 c 1 ..\..\Common\Minimal\QPeek.c\r
+F32-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F32-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F32-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F32-4=- ..\..\..\Source\include\projdefs.h\r
+F32-5=- Src\config\FreeRTOSConfig.h\r
+F32-6=- ..\..\..\Source\include\portable.h\r
+F32-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F32-8=- src\mb96348hs.h\r
+F32-9=- ..\..\..\Source\include\task.h\r
+F32-10=- ..\..\..\Source\include\list.h\r
+F32-11=- ..\..\..\Source\include\queue.h\r
+F32-12=- ..\..\..\Source\include\semphr.h\r
+F32-13=- ..\..\Common\include\QPeek.h\r
+F33=13 c 1 ..\..\Common\Minimal\semtest.c\r
+F33-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F33-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F33-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F33-4=- ..\..\..\Source\include\projdefs.h\r
+F33-5=- Src\config\FreeRTOSConfig.h\r
+F33-6=- ..\..\..\Source\include\portable.h\r
+F33-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F33-8=- src\mb96348hs.h\r
+F33-9=- ..\..\..\Source\include\task.h\r
+F33-10=- ..\..\..\Source\include\list.h\r
+F33-11=- ..\..\..\Source\include\semphr.h\r
+F33-12=- ..\..\..\Source\include\queue.h\r
+F33-13=- ..\..\Common\include\semtest.h\r
+F34=10 c 0 ..\..\..\Source\portable\MemMang\heap_1.c\r
+F34-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F34-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F34-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F34-4=- ..\..\..\Source\include\projdefs.h\r
+F34-5=- Src\config\FreeRTOSConfig.h\r
+F34-6=- ..\..\..\Source\include\portable.h\r
+F34-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F34-8=- src\mb96348hs.h\r
+F34-9=- ..\..\..\Source\include\task.h\r
+F34-10=- ..\..\..\Source\include\list.h\r
+F35=10 c 0 ..\..\..\Source\portable\MemMang\heap_2.c\r
+F35-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F35-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F35-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F35-4=- ..\..\..\Source\include\projdefs.h\r
+F35-5=- Src\config\FreeRTOSConfig.h\r
+F35-6=- ..\..\..\Source\include\portable.h\r
+F35-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F35-8=- src\mb96348hs.h\r
+F35-9=- ..\..\..\Source\include\task.h\r
+F35-10=- ..\..\..\Source\include\list.h\r
+F36=10 c 1 ..\..\..\Source\portable\MemMang\heap_3.c\r
+F36-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F36-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F36-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F36-4=- ..\..\..\Source\include\projdefs.h\r
+F36-5=- Src\config\FreeRTOSConfig.h\r
+F36-6=- ..\..\..\Source\include\portable.h\r
+F36-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F36-8=- src\mb96348hs.h\r
+F36-9=- ..\..\..\Source\include\task.h\r
+F36-10=- ..\..\..\Source\include\list.h\r
+\r
+[BUILDMODE-Config_1]\r
+kernel=1\r
+ABI=0\r
+\r
+[RUNSET-Config_1]\r
+CONVERT=1\r
+CONVERTKIND=0\r
+\r
+[DebState-Config_1]\r
+SupCount=5\r
+Supfile-0=Config_1\MB2198-01_COM1.sup\r
+Supfile-1=Config_1\MB2198-01_COM2.sup\r
+Supfile-2=Config_1\MB2198-01_LAN.sup\r
+Supfile-3=Config_1\MB2198-01_USB.sup\r
+Supfile-4=Config_1\Simulator.sup\r
+Current=MB2198-01_USB.sup\r
+AliasFile=\r
+CPURunMode=16,16,16,16,0,1,0x0:0x0,,0,0xFF\r
+\r
+[CPUTYPE-Config_2]\r
+CsvFile=Lib\907\907.csv\r
+CpuName=MB96F348HSA\r
+Count=0\r
+\r
+[DirInfo-Config_2]\r
+CONFIG=Config_2\\r
+OBJ=Config_2\OBJ\\r
+LST=Config_2\LST\\r
+OPT=Config_2\OPT\\r
+\r
+[MEMBER-Config_2]\r
+F0=36\r
+F1=0 m 1 Config_2\ABS\FreeRTOS_96348hs_FLASHCAN100P340.abs\r
+F2=0 a 1 Src\Start.asm\r
+F3=13 c 1 Src\Main.c\r
+F3-1=- src\mb96348hs.h\r
+F3-2=- Src\watchdog\watchdog.h\r
+F3-3=- Src\config\FreeRTOSConfig.h\r
+F3-4=- Src\config\config.h\r
+F3-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F3-6=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F3-7=- ..\..\..\Source\include\projdefs.h\r
+F3-8=- ..\..\..\Source\include\portable.h\r
+F3-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F3-10=- ..\..\..\Source\include\task.h\r
+F3-11=- ..\..\..\Source\include\list.h\r
+F3-12=- ..\..\..\Source\include\semphr.h\r
+F3-13=- ..\..\..\Source\include\queue.h\r
+F4=1 c 1 Src\vectors.c\r
+F4-1=- src\mb96348hs.h\r
+F5=0 a 1 Src\mb96348hs.asm\r
+F6=12 c 1 Src\serial\serial.c\r
+F6-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F6-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F6-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F6-4=- ..\..\..\Source\include\projdefs.h\r
+F6-5=- Src\config\FreeRTOSConfig.h\r
+F6-6=- ..\..\..\Source\include\portable.h\r
+F6-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F6-8=- src\mb96348hs.h\r
+F6-9=- ..\..\..\Source\include\queue.h\r
+F6-10=- ..\..\..\Source\include\task.h\r
+F6-11=- ..\..\..\Source\include\list.h\r
+F6-12=- ..\..\Common\include\serial.h\r
+F7=10 c 1 Src\watchdog\watchdog.c\r
+F7-1=- src\mb96348hs.h\r
+F7-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F7-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7-4=- ..\..\..\Source\include\projdefs.h\r
+F7-5=- Src\config\FreeRTOSConfig.h\r
+F7-6=- ..\..\..\Source\include\portable.h\r
+F7-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F7-8=- ..\..\..\Source\include\task.h\r
+F7-9=- ..\..\..\Source\include\list.h\r
+F7-10=- Src\watchdog\watchdog.h\r
+F8=9 c 1 Src\utility\taskutility.c\r
+F8-1=- src\mb96348hs.h\r
+F8-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F8-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F8-4=- ..\..\..\Source\include\projdefs.h\r
+F8-5=- Src\config\FreeRTOSConfig.h\r
+F8-6=- ..\..\..\Source\include\portable.h\r
+F8-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F8-8=- ..\..\..\Source\include\task.h\r
+F8-9=- ..\..\..\Source\include\list.h\r
+F9=3 c 1 ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F9-1=- Src\config\FreeRTOSConfig.h\r
+F9-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F9-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10=9 c 1 ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F10-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F10-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10-3=- ..\..\..\Source\include\projdefs.h\r
+F10-4=- Src\config\FreeRTOSConfig.h\r
+F10-5=- ..\..\..\Source\include\portable.h\r
+F10-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F10-7=- src\mb96348hs.h\r
+F10-8=- ..\..\..\Source\include\task.h\r
+F10-9=- ..\..\..\Source\include\list.h\r
+F11=10 c 1 ..\..\..\Source\croutine.c\r
+F11-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F11-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F11-3=- ..\..\..\Source\include\projdefs.h\r
+F11-4=- Src\config\FreeRTOSConfig.h\r
+F11-5=- ..\..\..\Source\include\portable.h\r
+F11-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F11-7=- src\mb96348hs.h\r
+F11-8=- ..\..\..\Source\include\task.h\r
+F11-9=- ..\..\..\Source\include\list.h\r
+F11-10=- ..\..\..\Source\include\croutine.h\r
+F12=9 c 1 ..\..\..\Source\list.c\r
+F12-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F12-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F12-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F12-4=- ..\..\..\Source\include\projdefs.h\r
+F12-5=- Src\config\FreeRTOSConfig.h\r
+F12-6=- ..\..\..\Source\include\portable.h\r
+F12-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F12-8=- src\mb96348hs.h\r
+F12-9=- ..\..\..\Source\include\list.h\r
+F13=12 c 1 ..\..\..\Source\queue.c\r
+F13-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F13-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F13-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F13-4=- ..\..\..\Source\include\FreeRTOS.h\r
+F13-5=- ..\..\..\Source\include\projdefs.h\r
+F13-6=- Src\config\FreeRTOSConfig.h\r
+F13-7=- ..\..\..\Source\include\portable.h\r
+F13-8=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F13-9=- src\mb96348hs.h\r
+F13-10=- ..\..\..\Source\include\task.h\r
+F13-11=- ..\..\..\Source\include\list.h\r
+F13-12=- ..\..\..\Source\include\croutine.h\r
+F14=13 c 1 ..\..\..\Source\tasks.c\r
+F14-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdio.h\r
+F14-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F14-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdarg.h\r
+F14-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F14-5=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F14-6=- ..\..\..\Source\include\FreeRTOS.h\r
+F14-7=- ..\..\..\Source\include\projdefs.h\r
+F14-8=- Src\config\FreeRTOSConfig.h\r
+F14-9=- ..\..\..\Source\include\portable.h\r
+F14-10=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F14-11=- src\mb96348hs.h\r
+F14-12=- ..\..\..\Source\include\task.h\r
+F14-13=- ..\..\..\Source\include\list.h\r
+F15=12 c 0 ..\..\Common\Minimal\AltBlckQ.c\r
+F15-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F15-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F15-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F15-4=- ..\..\..\Source\include\projdefs.h\r
+F15-5=- Src\config\FreeRTOSConfig.h\r
+F15-6=- ..\..\..\Source\include\portable.h\r
+F15-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F15-8=- src\mb96348hs.h\r
+F15-9=- ..\..\..\Source\include\task.h\r
+F15-10=- ..\..\..\Source\include\list.h\r
+F15-11=- ..\..\..\Source\include\queue.h\r
+F15-12=- ..\..\Common\include\AltBlckQ.h\r
+F16=11 c 0 ..\..\Common\Minimal\AltBlock.c\r
+F16-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F16-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F16-3=- ..\..\..\Source\include\projdefs.h\r
+F16-4=- Src\config\FreeRTOSConfig.h\r
+F16-5=- ..\..\..\Source\include\portable.h\r
+F16-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F16-7=- src\mb96348hs.h\r
+F16-8=- ..\..\..\Source\include\task.h\r
+F16-9=- ..\..\..\Source\include\list.h\r
+F16-10=- ..\..\..\Source\include\queue.h\r
+F16-11=- ..\..\Common\include\AltBlock.h\r
+F17=12 c 0 ..\..\Common\Minimal\AltPollQ.c\r
+F17-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F17-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F17-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F17-4=- ..\..\..\Source\include\projdefs.h\r
+F17-5=- Src\config\FreeRTOSConfig.h\r
+F17-6=- ..\..\..\Source\include\portable.h\r
+F17-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F17-8=- src\mb96348hs.h\r
+F17-9=- ..\..\..\Source\include\task.h\r
+F17-10=- ..\..\..\Source\include\list.h\r
+F17-11=- ..\..\..\Source\include\queue.h\r
+F17-12=- ..\..\Common\include\AltPollQ.h\r
+F18=13 c 0 ..\..\Common\Minimal\AltQTest.c\r
+F18-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F18-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F18-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F18-4=- ..\..\..\Source\include\projdefs.h\r
+F18-5=- Src\config\FreeRTOSConfig.h\r
+F18-6=- ..\..\..\Source\include\portable.h\r
+F18-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F18-8=- src\mb96348hs.h\r
+F18-9=- ..\..\..\Source\include\task.h\r
+F18-10=- ..\..\..\Source\include\list.h\r
+F18-11=- ..\..\..\Source\include\queue.h\r
+F18-12=- ..\..\..\Source\include\semphr.h\r
+F18-13=- ..\..\Common\include\AltQTest.h\r
+F19=12 c 1 ..\..\Common\Minimal\BlockQ.c\r
+F19-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F19-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F19-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F19-4=- ..\..\..\Source\include\projdefs.h\r
+F19-5=- Src\config\FreeRTOSConfig.h\r
+F19-6=- ..\..\..\Source\include\portable.h\r
+F19-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F19-8=- src\mb96348hs.h\r
+F19-9=- ..\..\..\Source\include\task.h\r
+F19-10=- ..\..\..\Source\include\list.h\r
+F19-11=- ..\..\..\Source\include\queue.h\r
+F19-12=- ..\..\Common\include\BlockQ.h\r
+F20=11 c 1 ..\..\Common\Minimal\blocktim.c\r
+F20-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F20-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F20-3=- ..\..\..\Source\include\projdefs.h\r
+F20-4=- Src\config\FreeRTOSConfig.h\r
+F20-5=- ..\..\..\Source\include\portable.h\r
+F20-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F20-7=- src\mb96348hs.h\r
+F20-8=- ..\..\..\Source\include\task.h\r
+F20-9=- ..\..\..\Source\include\list.h\r
+F20-10=- ..\..\..\Source\include\queue.h\r
+F20-11=- ..\..\Common\include\blocktim.h\r
+F21=13 c 1 ..\..\Common\Minimal\comtest.c\r
+F21-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F21-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F21-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F21-4=- ..\..\..\Source\include\projdefs.h\r
+F21-5=- Src\config\FreeRTOSConfig.h\r
+F21-6=- ..\..\..\Source\include\portable.h\r
+F21-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F21-8=- src\mb96348hs.h\r
+F21-9=- ..\..\..\Source\include\task.h\r
+F21-10=- ..\..\..\Source\include\list.h\r
+F21-11=- ..\..\Common\include\serial.h\r
+F21-12=- ..\..\Common\include\comtest.h\r
+F21-13=- ..\..\Common\include\partest.h\r
+F22=12 c 0 ..\..\Common\Minimal\countsem.c\r
+F22-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F22-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F22-3=- ..\..\..\Source\include\projdefs.h\r
+F22-4=- Src\config\FreeRTOSConfig.h\r
+F22-5=- ..\..\..\Source\include\portable.h\r
+F22-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F22-7=- src\mb96348hs.h\r
+F22-8=- ..\..\..\Source\include\task.h\r
+F22-9=- ..\..\..\Source\include\list.h\r
+F22-10=- ..\..\..\Source\include\semphr.h\r
+F22-11=- ..\..\..\Source\include\queue.h\r
+F22-12=- ..\..\Common\include\countsem.h\r
+F23=12 c 1 ..\..\Common\Minimal\crflash.c\r
+F23-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F23-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F23-3=- ..\..\..\Source\include\projdefs.h\r
+F23-4=- Src\config\FreeRTOSConfig.h\r
+F23-5=- ..\..\..\Source\include\portable.h\r
+F23-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F23-7=- src\mb96348hs.h\r
+F23-8=- ..\..\..\Source\include\croutine.h\r
+F23-9=- ..\..\..\Source\include\list.h\r
+F23-10=- ..\..\..\Source\include\queue.h\r
+F23-11=- ..\..\Common\include\partest.h\r
+F23-12=- ..\..\Common\include\crflash.h\r
+F24=11 c 1 ..\..\Common\Minimal\crhook.c\r
+F24-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F24-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F24-3=- ..\..\..\Source\include\projdefs.h\r
+F24-4=- Src\config\FreeRTOSConfig.h\r
+F24-5=- ..\..\..\Source\include\portable.h\r
+F24-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F24-7=- src\mb96348hs.h\r
+F24-8=- ..\..\..\Source\include\croutine.h\r
+F24-9=- ..\..\..\Source\include\list.h\r
+F24-10=- ..\..\..\Source\include\queue.h\r
+F24-11=- ..\..\Common\include\crhook.h\r
+F25=11 c 1 ..\..\Common\Minimal\death.c\r
+F25-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F25-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F25-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F25-4=- ..\..\..\Source\include\projdefs.h\r
+F25-5=- Src\config\FreeRTOSConfig.h\r
+F25-6=- ..\..\..\Source\include\portable.h\r
+F25-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F25-8=- src\mb96348hs.h\r
+F25-9=- ..\..\..\Source\include\task.h\r
+F25-10=- ..\..\..\Source\include\list.h\r
+F25-11=- ..\..\Common\include\death.h\r
+F26=13 c 1 ..\..\Common\Minimal\dynamic.c\r
+F26-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F26-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F26-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F26-4=- ..\..\..\Source\include\projdefs.h\r
+F26-5=- Src\config\FreeRTOSConfig.h\r
+F26-6=- ..\..\..\Source\include\portable.h\r
+F26-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F26-8=- src\mb96348hs.h\r
+F26-9=- ..\..\..\Source\include\task.h\r
+F26-10=- ..\..\..\Source\include\list.h\r
+F26-11=- ..\..\..\Source\include\semphr.h\r
+F26-12=- ..\..\..\Source\include\queue.h\r
+F26-13=- ..\..\Common\include\dynamic.h\r
+F27=12 c 1 ..\..\Common\Minimal\flash.c\r
+F27-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F27-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F27-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F27-4=- ..\..\..\Source\include\projdefs.h\r
+F27-5=- Src\config\FreeRTOSConfig.h\r
+F27-6=- ..\..\..\Source\include\portable.h\r
+F27-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F27-8=- src\mb96348hs.h\r
+F27-9=- ..\..\..\Source\include\task.h\r
+F27-10=- ..\..\..\Source\include\list.h\r
+F27-11=- ..\..\Common\include\partest.h\r
+F27-12=- ..\..\Common\include\flash.h\r
+F28=13 c 1 ..\..\Common\Minimal\flop.c\r
+F28-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F28-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F28-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\math.h\r
+F28-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\errno.h\r
+F28-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F28-6=- ..\..\..\Source\include\projdefs.h\r
+F28-7=- Src\config\FreeRTOSConfig.h\r
+F28-8=- ..\..\..\Source\include\portable.h\r
+F28-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F28-10=- src\mb96348hs.h\r
+F28-11=- ..\..\..\Source\include\task.h\r
+F28-12=- ..\..\..\Source\include\list.h\r
+F28-13=- ..\..\Common\include\flop.h\r
+F29=13 c 1 ..\..\Common\Minimal\GenQTest.c\r
+F29-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F29-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F29-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F29-4=- ..\..\..\Source\include\projdefs.h\r
+F29-5=- Src\config\FreeRTOSConfig.h\r
+F29-6=- ..\..\..\Source\include\portable.h\r
+F29-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F29-8=- src\mb96348hs.h\r
+F29-9=- ..\..\..\Source\include\task.h\r
+F29-10=- ..\..\..\Source\include\list.h\r
+F29-11=- ..\..\..\Source\include\queue.h\r
+F29-12=- ..\..\..\Source\include\semphr.h\r
+F29-13=- ..\..\Common\include\GenQTest.h\r
+F30=11 c 1 ..\..\Common\Minimal\integer.c\r
+F30-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F30-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F30-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F30-4=- ..\..\..\Source\include\projdefs.h\r
+F30-5=- Src\config\FreeRTOSConfig.h\r
+F30-6=- ..\..\..\Source\include\portable.h\r
+F30-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F30-8=- src\mb96348hs.h\r
+F30-9=- ..\..\..\Source\include\task.h\r
+F30-10=- ..\..\..\Source\include\list.h\r
+F30-11=- ..\..\Common\include\integer.h\r
+F31=12 c 1 ..\..\Common\Minimal\PollQ.c\r
+F31-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F31-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F31-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F31-4=- ..\..\..\Source\include\projdefs.h\r
+F31-5=- Src\config\FreeRTOSConfig.h\r
+F31-6=- ..\..\..\Source\include\portable.h\r
+F31-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F31-8=- src\mb96348hs.h\r
+F31-9=- ..\..\..\Source\include\task.h\r
+F31-10=- ..\..\..\Source\include\list.h\r
+F31-11=- ..\..\..\Source\include\queue.h\r
+F31-12=- ..\..\Common\include\PollQ.h\r
+F32=13 c 1 ..\..\Common\Minimal\QPeek.c\r
+F32-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F32-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F32-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F32-4=- ..\..\..\Source\include\projdefs.h\r
+F32-5=- Src\config\FreeRTOSConfig.h\r
+F32-6=- ..\..\..\Source\include\portable.h\r
+F32-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F32-8=- src\mb96348hs.h\r
+F32-9=- ..\..\..\Source\include\task.h\r
+F32-10=- ..\..\..\Source\include\list.h\r
+F32-11=- ..\..\..\Source\include\queue.h\r
+F32-12=- ..\..\..\Source\include\semphr.h\r
+F32-13=- ..\..\Common\include\QPeek.h\r
+F33=13 c 1 ..\..\Common\Minimal\semtest.c\r
+F33-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F33-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F33-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F33-4=- ..\..\..\Source\include\projdefs.h\r
+F33-5=- Src\config\FreeRTOSConfig.h\r
+F33-6=- ..\..\..\Source\include\portable.h\r
+F33-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F33-8=- src\mb96348hs.h\r
+F33-9=- ..\..\..\Source\include\task.h\r
+F33-10=- ..\..\..\Source\include\list.h\r
+F33-11=- ..\..\..\Source\include\semphr.h\r
+F33-12=- ..\..\..\Source\include\queue.h\r
+F33-13=- ..\..\Common\include\semtest.h\r
+F34=10 c 0 ..\..\..\Source\portable\MemMang\heap_1.c\r
+F34-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F34-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F34-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F34-4=- ..\..\..\Source\include\projdefs.h\r
+F34-5=- Src\config\FreeRTOSConfig.h\r
+F34-6=- ..\..\..\Source\include\portable.h\r
+F34-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F34-8=- src\mb96348hs.h\r
+F34-9=- ..\..\..\Source\include\task.h\r
+F34-10=- ..\..\..\Source\include\list.h\r
+F35=10 c 0 ..\..\..\Source\portable\MemMang\heap_2.c\r
+F35-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F35-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F35-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F35-4=- ..\..\..\Source\include\projdefs.h\r
+F35-5=- Src\config\FreeRTOSConfig.h\r
+F35-6=- ..\..\..\Source\include\portable.h\r
+F35-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F35-8=- src\mb96348hs.h\r
+F35-9=- ..\..\..\Source\include\task.h\r
+F35-10=- ..\..\..\Source\include\list.h\r
+F36=10 c 1 ..\..\..\Source\portable\MemMang\heap_3.c\r
+F36-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F36-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F36-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F36-4=- ..\..\..\Source\include\projdefs.h\r
+F36-5=- Src\config\FreeRTOSConfig.h\r
+F36-6=- ..\..\..\Source\include\portable.h\r
+F36-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F36-8=- src\mb96348hs.h\r
+F36-9=- ..\..\..\Source\include\task.h\r
+F36-10=- ..\..\..\Source\include\list.h\r
+\r
+[BUILDMODE-Config_2]\r
+kernel=1\r
+ABI=0\r
+\r
+[RUNSET-Config_2]\r
+CONVERT=1\r
+CONVERTKIND=0\r
+\r
+[DebState-Config_2]\r
+SupCount=5\r
+Supfile-0=Config_2\MB2198-01_COM1.sup\r
+Supfile-1=Config_2\MB2198-01_COM2.sup\r
+Supfile-2=Config_2\MB2198-01_LAN.sup\r
+Supfile-3=Config_2\MB2198-01_USB.sup\r
+Supfile-4=Config_2\Simulator.sup\r
+Current=MB2198-01_USB.sup\r
+AliasFile=\r
+CPURunMode=16,16,16,16,0,1,0x0:0x0,,0,0xFF\r
+\r
+[CPUTYPE-Config_3]\r
+CsvFile=Lib\907\907.csv\r
+CpuName=MB96F348HSA\r
+Count=0\r
+\r
+[DirInfo-Config_3]\r
+CONFIG=Config_3\\r
+OBJ=Config_3\OBJ\\r
+LST=Config_3\LST\\r
+OPT=Config_3\OPT\\r
+\r
+[MEMBER-Config_3]\r
+F0=36\r
+F1=0 m 1 Config_3\ABS\FreeRTOS_96348hs_FLASHCAN100P340.abs\r
+F2=0 a 1 Src\Start.asm\r
+F3=13 c 1 Src\Main.c\r
+F3-1=- src\mb96348hs.h\r
+F3-2=- Src\watchdog\watchdog.h\r
+F3-3=- Src\config\FreeRTOSConfig.h\r
+F3-4=- Src\config\config.h\r
+F3-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F3-6=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F3-7=- ..\..\..\Source\include\projdefs.h\r
+F3-8=- ..\..\..\Source\include\portable.h\r
+F3-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F3-10=- ..\..\..\Source\include\task.h\r
+F3-11=- ..\..\..\Source\include\list.h\r
+F3-12=- ..\..\..\Source\include\semphr.h\r
+F3-13=- ..\..\..\Source\include\queue.h\r
+F4=1 c 1 Src\vectors.c\r
+F4-1=- src\mb96348hs.h\r
+F5=0 a 1 Src\mb96348hs.asm\r
+F6=12 c 1 Src\serial\serial.c\r
+F6-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F6-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F6-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F6-4=- ..\..\..\Source\include\projdefs.h\r
+F6-5=- Src\config\FreeRTOSConfig.h\r
+F6-6=- ..\..\..\Source\include\portable.h\r
+F6-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F6-8=- src\mb96348hs.h\r
+F6-9=- ..\..\..\Source\include\queue.h\r
+F6-10=- ..\..\..\Source\include\task.h\r
+F6-11=- ..\..\..\Source\include\list.h\r
+F6-12=- ..\..\Common\include\serial.h\r
+F7=10 c 1 Src\watchdog\watchdog.c\r
+F7-1=- src\mb96348hs.h\r
+F7-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F7-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7-4=- ..\..\..\Source\include\projdefs.h\r
+F7-5=- Src\config\FreeRTOSConfig.h\r
+F7-6=- ..\..\..\Source\include\portable.h\r
+F7-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F7-8=- ..\..\..\Source\include\task.h\r
+F7-9=- ..\..\..\Source\include\list.h\r
+F7-10=- Src\watchdog\watchdog.h\r
+F8=9 c 1 Src\utility\taskutility.c\r
+F8-1=- src\mb96348hs.h\r
+F8-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F8-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F8-4=- ..\..\..\Source\include\projdefs.h\r
+F8-5=- Src\config\FreeRTOSConfig.h\r
+F8-6=- ..\..\..\Source\include\portable.h\r
+F8-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F8-8=- ..\..\..\Source\include\task.h\r
+F8-9=- ..\..\..\Source\include\list.h\r
+F9=3 c 1 ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F9-1=- Src\config\FreeRTOSConfig.h\r
+F9-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F9-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10=9 c 1 ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F10-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F10-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10-3=- ..\..\..\Source\include\projdefs.h\r
+F10-4=- Src\config\FreeRTOSConfig.h\r
+F10-5=- ..\..\..\Source\include\portable.h\r
+F10-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F10-7=- src\mb96348hs.h\r
+F10-8=- ..\..\..\Source\include\task.h\r
+F10-9=- ..\..\..\Source\include\list.h\r
+F11=10 c 1 ..\..\..\Source\croutine.c\r
+F11-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F11-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F11-3=- ..\..\..\Source\include\projdefs.h\r
+F11-4=- Src\config\FreeRTOSConfig.h\r
+F11-5=- ..\..\..\Source\include\portable.h\r
+F11-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F11-7=- src\mb96348hs.h\r
+F11-8=- ..\..\..\Source\include\task.h\r
+F11-9=- ..\..\..\Source\include\list.h\r
+F11-10=- ..\..\..\Source\include\croutine.h\r
+F12=9 c 1 ..\..\..\Source\list.c\r
+F12-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F12-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F12-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F12-4=- ..\..\..\Source\include\projdefs.h\r
+F12-5=- Src\config\FreeRTOSConfig.h\r
+F12-6=- ..\..\..\Source\include\portable.h\r
+F12-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F12-8=- src\mb96348hs.h\r
+F12-9=- ..\..\..\Source\include\list.h\r
+F13=12 c 1 ..\..\..\Source\queue.c\r
+F13-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F13-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F13-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F13-4=- ..\..\..\Source\include\FreeRTOS.h\r
+F13-5=- ..\..\..\Source\include\projdefs.h\r
+F13-6=- Src\config\FreeRTOSConfig.h\r
+F13-7=- ..\..\..\Source\include\portable.h\r
+F13-8=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F13-9=- src\mb96348hs.h\r
+F13-10=- ..\..\..\Source\include\task.h\r
+F13-11=- ..\..\..\Source\include\list.h\r
+F13-12=- ..\..\..\Source\include\croutine.h\r
+F14=13 c 1 ..\..\..\Source\tasks.c\r
+F14-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdio.h\r
+F14-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F14-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdarg.h\r
+F14-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F14-5=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F14-6=- ..\..\..\Source\include\FreeRTOS.h\r
+F14-7=- ..\..\..\Source\include\projdefs.h\r
+F14-8=- Src\config\FreeRTOSConfig.h\r
+F14-9=- ..\..\..\Source\include\portable.h\r
+F14-10=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F14-11=- src\mb96348hs.h\r
+F14-12=- ..\..\..\Source\include\task.h\r
+F14-13=- ..\..\..\Source\include\list.h\r
+F15=0 c 0 ..\..\Common\Minimal\AltBlckQ.c\r
+F16=0 c 0 ..\..\Common\Minimal\AltBlock.c\r
+F17=0 c 0 ..\..\Common\Minimal\AltPollQ.c\r
+F18=0 c 0 ..\..\Common\Minimal\AltQTest.c\r
+F19=12 c 1 ..\..\Common\Minimal\BlockQ.c\r
+F19-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F19-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F19-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F19-4=- ..\..\..\Source\include\projdefs.h\r
+F19-5=- Src\config\FreeRTOSConfig.h\r
+F19-6=- ..\..\..\Source\include\portable.h\r
+F19-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F19-8=- src\mb96348hs.h\r
+F19-9=- ..\..\..\Source\include\task.h\r
+F19-10=- ..\..\..\Source\include\list.h\r
+F19-11=- ..\..\..\Source\include\queue.h\r
+F19-12=- ..\..\Common\include\BlockQ.h\r
+F20=11 c 1 ..\..\Common\Minimal\blocktim.c\r
+F20-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F20-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F20-3=- ..\..\..\Source\include\projdefs.h\r
+F20-4=- Src\config\FreeRTOSConfig.h\r
+F20-5=- ..\..\..\Source\include\portable.h\r
+F20-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F20-7=- src\mb96348hs.h\r
+F20-8=- ..\..\..\Source\include\task.h\r
+F20-9=- ..\..\..\Source\include\list.h\r
+F20-10=- ..\..\..\Source\include\queue.h\r
+F20-11=- ..\..\Common\include\blocktim.h\r
+F21=13 c 1 ..\..\Common\Minimal\comtest.c\r
+F21-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F21-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F21-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F21-4=- ..\..\..\Source\include\projdefs.h\r
+F21-5=- Src\config\FreeRTOSConfig.h\r
+F21-6=- ..\..\..\Source\include\portable.h\r
+F21-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F21-8=- src\mb96348hs.h\r
+F21-9=- ..\..\..\Source\include\task.h\r
+F21-10=- ..\..\..\Source\include\list.h\r
+F21-11=- ..\..\Common\include\serial.h\r
+F21-12=- ..\..\Common\include\comtest.h\r
+F21-13=- ..\..\Common\include\partest.h\r
+F22=0 c 0 ..\..\Common\Minimal\countsem.c\r
+F23=12 c 1 ..\..\Common\Minimal\crflash.c\r
+F23-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F23-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F23-3=- ..\..\..\Source\include\projdefs.h\r
+F23-4=- Src\config\FreeRTOSConfig.h\r
+F23-5=- ..\..\..\Source\include\portable.h\r
+F23-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F23-7=- src\mb96348hs.h\r
+F23-8=- ..\..\..\Source\include\croutine.h\r
+F23-9=- ..\..\..\Source\include\list.h\r
+F23-10=- ..\..\..\Source\include\queue.h\r
+F23-11=- ..\..\Common\include\partest.h\r
+F23-12=- ..\..\Common\include\crflash.h\r
+F24=11 c 1 ..\..\Common\Minimal\crhook.c\r
+F24-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F24-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F24-3=- ..\..\..\Source\include\projdefs.h\r
+F24-4=- Src\config\FreeRTOSConfig.h\r
+F24-5=- ..\..\..\Source\include\portable.h\r
+F24-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F24-7=- src\mb96348hs.h\r
+F24-8=- ..\..\..\Source\include\croutine.h\r
+F24-9=- ..\..\..\Source\include\list.h\r
+F24-10=- ..\..\..\Source\include\queue.h\r
+F24-11=- ..\..\Common\include\crhook.h\r
+F25=11 c 1 ..\..\Common\Minimal\death.c\r
+F25-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F25-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F25-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F25-4=- ..\..\..\Source\include\projdefs.h\r
+F25-5=- Src\config\FreeRTOSConfig.h\r
+F25-6=- ..\..\..\Source\include\portable.h\r
+F25-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F25-8=- src\mb96348hs.h\r
+F25-9=- ..\..\..\Source\include\task.h\r
+F25-10=- ..\..\..\Source\include\list.h\r
+F25-11=- ..\..\Common\include\death.h\r
+F26=13 c 1 ..\..\Common\Minimal\dynamic.c\r
+F26-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F26-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F26-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F26-4=- ..\..\..\Source\include\projdefs.h\r
+F26-5=- Src\config\FreeRTOSConfig.h\r
+F26-6=- ..\..\..\Source\include\portable.h\r
+F26-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F26-8=- src\mb96348hs.h\r
+F26-9=- ..\..\..\Source\include\task.h\r
+F26-10=- ..\..\..\Source\include\list.h\r
+F26-11=- ..\..\..\Source\include\semphr.h\r
+F26-12=- ..\..\..\Source\include\queue.h\r
+F26-13=- ..\..\Common\include\dynamic.h\r
+F27=12 c 1 ..\..\Common\Minimal\flash.c\r
+F27-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F27-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F27-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F27-4=- ..\..\..\Source\include\projdefs.h\r
+F27-5=- Src\config\FreeRTOSConfig.h\r
+F27-6=- ..\..\..\Source\include\portable.h\r
+F27-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F27-8=- src\mb96348hs.h\r
+F27-9=- ..\..\..\Source\include\task.h\r
+F27-10=- ..\..\..\Source\include\list.h\r
+F27-11=- ..\..\Common\include\partest.h\r
+F27-12=- ..\..\Common\include\flash.h\r
+F28=13 c 1 ..\..\Common\Minimal\flop.c\r
+F28-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F28-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F28-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\math.h\r
+F28-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\errno.h\r
+F28-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F28-6=- ..\..\..\Source\include\projdefs.h\r
+F28-7=- Src\config\FreeRTOSConfig.h\r
+F28-8=- ..\..\..\Source\include\portable.h\r
+F28-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F28-10=- src\mb96348hs.h\r
+F28-11=- ..\..\..\Source\include\task.h\r
+F28-12=- ..\..\..\Source\include\list.h\r
+F28-13=- ..\..\Common\include\flop.h\r
+F29=13 c 1 ..\..\Common\Minimal\GenQTest.c\r
+F29-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F29-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F29-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F29-4=- ..\..\..\Source\include\projdefs.h\r
+F29-5=- Src\config\FreeRTOSConfig.h\r
+F29-6=- ..\..\..\Source\include\portable.h\r
+F29-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F29-8=- src\mb96348hs.h\r
+F29-9=- ..\..\..\Source\include\task.h\r
+F29-10=- ..\..\..\Source\include\list.h\r
+F29-11=- ..\..\..\Source\include\queue.h\r
+F29-12=- ..\..\..\Source\include\semphr.h\r
+F29-13=- ..\..\Common\include\GenQTest.h\r
+F30=11 c 1 ..\..\Common\Minimal\integer.c\r
+F30-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F30-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F30-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F30-4=- ..\..\..\Source\include\projdefs.h\r
+F30-5=- Src\config\FreeRTOSConfig.h\r
+F30-6=- ..\..\..\Source\include\portable.h\r
+F30-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F30-8=- src\mb96348hs.h\r
+F30-9=- ..\..\..\Source\include\task.h\r
+F30-10=- ..\..\..\Source\include\list.h\r
+F30-11=- ..\..\Common\include\integer.h\r
+F31=12 c 1 ..\..\Common\Minimal\PollQ.c\r
+F31-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F31-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F31-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F31-4=- ..\..\..\Source\include\projdefs.h\r
+F31-5=- Src\config\FreeRTOSConfig.h\r
+F31-6=- ..\..\..\Source\include\portable.h\r
+F31-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F31-8=- src\mb96348hs.h\r
+F31-9=- ..\..\..\Source\include\task.h\r
+F31-10=- ..\..\..\Source\include\list.h\r
+F31-11=- ..\..\..\Source\include\queue.h\r
+F31-12=- ..\..\Common\include\PollQ.h\r
+F32=13 c 1 ..\..\Common\Minimal\QPeek.c\r
+F32-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F32-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F32-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F32-4=- ..\..\..\Source\include\projdefs.h\r
+F32-5=- Src\config\FreeRTOSConfig.h\r
+F32-6=- ..\..\..\Source\include\portable.h\r
+F32-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F32-8=- src\mb96348hs.h\r
+F32-9=- ..\..\..\Source\include\task.h\r
+F32-10=- ..\..\..\Source\include\list.h\r
+F32-11=- ..\..\..\Source\include\queue.h\r
+F32-12=- ..\..\..\Source\include\semphr.h\r
+F32-13=- ..\..\Common\include\QPeek.h\r
+F33=13 c 1 ..\..\Common\Minimal\semtest.c\r
+F33-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F33-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F33-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F33-4=- ..\..\..\Source\include\projdefs.h\r
+F33-5=- Src\config\FreeRTOSConfig.h\r
+F33-6=- ..\..\..\Source\include\portable.h\r
+F33-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F33-8=- src\mb96348hs.h\r
+F33-9=- ..\..\..\Source\include\task.h\r
+F33-10=- ..\..\..\Source\include\list.h\r
+F33-11=- ..\..\..\Source\include\semphr.h\r
+F33-12=- ..\..\..\Source\include\queue.h\r
+F33-13=- ..\..\Common\include\semtest.h\r
+F34=0 c 0 ..\..\..\Source\portable\MemMang\heap_1.c\r
+F35=0 c 0 ..\..\..\Source\portable\MemMang\heap_2.c\r
+F36=10 c 1 ..\..\..\Source\portable\MemMang\heap_3.c\r
+F36-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F36-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F36-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F36-4=- ..\..\..\Source\include\projdefs.h\r
+F36-5=- Src\config\FreeRTOSConfig.h\r
+F36-6=- ..\..\..\Source\include\portable.h\r
+F36-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F36-8=- src\mb96348hs.h\r
+F36-9=- ..\..\..\Source\include\task.h\r
+F36-10=- ..\..\..\Source\include\list.h\r
+\r
+[BUILDMODE-Config_3]\r
+kernel=1\r
+ABI=0\r
+\r
+[RUNSET-Config_3]\r
+CONVERT=1\r
+CONVERTKIND=0\r
+\r
+[DebState-Config_3]\r
+SupCount=5\r
+Supfile-0=Config_3\MB2198-01_COM1.sup\r
+Supfile-1=Config_3\MB2198-01_COM2.sup\r
+Supfile-2=Config_3\MB2198-01_LAN.sup\r
+Supfile-3=Config_3\MB2198-01_USB.sup\r
+Supfile-4=Config_3\Simulator.sup\r
+Current=MB2198-01_USB.sup\r
+AliasFile=\r
+CPURunMode=16,16,16,16,0,1,0x0:0x0,,0,0xFF\r
+\r
+[CPUTYPE-Config_4]\r
+CsvFile=Lib\907\907.csv\r
+CpuName=MB96F348HSA\r
+Count=0\r
+\r
+[DirInfo-Config_4]\r
+CONFIG=Config_4\\r
+OBJ=Config_4\OBJ\\r
+LST=Config_4\LST\\r
+OPT=Config_4\OPT\\r
+\r
+[MEMBER-Config_4]\r
+F0=36\r
+F1=0 m 1 Config_4\ABS\FreeRTOS_96348hs_FLASHCAN100P340.abs\r
+F2=0 a 1 Src\Start.asm\r
+F3=13 c 1 Src\Main.c\r
+F3-1=- src\mb96348hs.h\r
+F3-2=- Src\watchdog\watchdog.h\r
+F3-3=- Src\config\FreeRTOSConfig.h\r
+F3-4=- Src\config\config.h\r
+F3-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F3-6=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F3-7=- ..\..\..\Source\include\projdefs.h\r
+F3-8=- ..\..\..\Source\include\portable.h\r
+F3-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F3-10=- ..\..\..\Source\include\task.h\r
+F3-11=- ..\..\..\Source\include\list.h\r
+F3-12=- ..\..\..\Source\include\semphr.h\r
+F3-13=- ..\..\..\Source\include\queue.h\r
+F4=1 c 1 Src\vectors.c\r
+F4-1=- src\mb96348hs.h\r
+F5=0 a 1 Src\mb96348hs.asm\r
+F6=12 c 1 Src\serial\serial.c\r
+F6-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F6-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F6-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F6-4=- ..\..\..\Source\include\projdefs.h\r
+F6-5=- Src\config\FreeRTOSConfig.h\r
+F6-6=- ..\..\..\Source\include\portable.h\r
+F6-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F6-8=- src\mb96348hs.h\r
+F6-9=- ..\..\..\Source\include\queue.h\r
+F6-10=- ..\..\..\Source\include\task.h\r
+F6-11=- ..\..\..\Source\include\list.h\r
+F6-12=- ..\..\Common\include\serial.h\r
+F7=10 c 1 Src\watchdog\watchdog.c\r
+F7-1=- src\mb96348hs.h\r
+F7-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F7-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7-4=- ..\..\..\Source\include\projdefs.h\r
+F7-5=- Src\config\FreeRTOSConfig.h\r
+F7-6=- ..\..\..\Source\include\portable.h\r
+F7-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F7-8=- ..\..\..\Source\include\task.h\r
+F7-9=- ..\..\..\Source\include\list.h\r
+F7-10=- Src\watchdog\watchdog.h\r
+F8=9 c 1 Src\utility\taskutility.c\r
+F8-1=- src\mb96348hs.h\r
+F8-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F8-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F8-4=- ..\..\..\Source\include\projdefs.h\r
+F8-5=- Src\config\FreeRTOSConfig.h\r
+F8-6=- ..\..\..\Source\include\portable.h\r
+F8-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F8-8=- ..\..\..\Source\include\task.h\r
+F8-9=- ..\..\..\Source\include\list.h\r
+F9=3 c 1 ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F9-1=- Src\config\FreeRTOSConfig.h\r
+F9-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F9-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10=9 c 1 ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F10-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F10-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10-3=- ..\..\..\Source\include\projdefs.h\r
+F10-4=- Src\config\FreeRTOSConfig.h\r
+F10-5=- ..\..\..\Source\include\portable.h\r
+F10-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F10-7=- src\mb96348hs.h\r
+F10-8=- ..\..\..\Source\include\task.h\r
+F10-9=- ..\..\..\Source\include\list.h\r
+F11=10 c 1 ..\..\..\Source\croutine.c\r
+F11-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F11-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F11-3=- ..\..\..\Source\include\projdefs.h\r
+F11-4=- Src\config\FreeRTOSConfig.h\r
+F11-5=- ..\..\..\Source\include\portable.h\r
+F11-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F11-7=- src\mb96348hs.h\r
+F11-8=- ..\..\..\Source\include\task.h\r
+F11-9=- ..\..\..\Source\include\list.h\r
+F11-10=- ..\..\..\Source\include\croutine.h\r
+F12=9 c 1 ..\..\..\Source\list.c\r
+F12-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F12-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F12-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F12-4=- ..\..\..\Source\include\projdefs.h\r
+F12-5=- Src\config\FreeRTOSConfig.h\r
+F12-6=- ..\..\..\Source\include\portable.h\r
+F12-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F12-8=- src\mb96348hs.h\r
+F12-9=- ..\..\..\Source\include\list.h\r
+F13=12 c 1 ..\..\..\Source\queue.c\r
+F13-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F13-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F13-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F13-4=- ..\..\..\Source\include\FreeRTOS.h\r
+F13-5=- ..\..\..\Source\include\projdefs.h\r
+F13-6=- Src\config\FreeRTOSConfig.h\r
+F13-7=- ..\..\..\Source\include\portable.h\r
+F13-8=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F13-9=- src\mb96348hs.h\r
+F13-10=- ..\..\..\Source\include\task.h\r
+F13-11=- ..\..\..\Source\include\list.h\r
+F13-12=- ..\..\..\Source\include\croutine.h\r
+F14=13 c 1 ..\..\..\Source\tasks.c\r
+F14-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdio.h\r
+F14-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F14-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdarg.h\r
+F14-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F14-5=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F14-6=- ..\..\..\Source\include\FreeRTOS.h\r
+F14-7=- ..\..\..\Source\include\projdefs.h\r
+F14-8=- Src\config\FreeRTOSConfig.h\r
+F14-9=- ..\..\..\Source\include\portable.h\r
+F14-10=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F14-11=- src\mb96348hs.h\r
+F14-12=- ..\..\..\Source\include\task.h\r
+F14-13=- ..\..\..\Source\include\list.h\r
+F15=12 c 0 ..\..\Common\Minimal\AltBlckQ.c\r
+F15-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F15-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F15-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F15-4=- ..\..\..\Source\include\projdefs.h\r
+F15-5=- Src\config\FreeRTOSConfig.h\r
+F15-6=- ..\..\..\Source\include\portable.h\r
+F15-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F15-8=- src\mb96348hs.h\r
+F15-9=- ..\..\..\Source\include\task.h\r
+F15-10=- ..\..\..\Source\include\list.h\r
+F15-11=- ..\..\..\Source\include\queue.h\r
+F15-12=- ..\..\Common\include\AltBlckQ.h\r
+F16=11 c 0 ..\..\Common\Minimal\AltBlock.c\r
+F16-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F16-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F16-3=- ..\..\..\Source\include\projdefs.h\r
+F16-4=- Src\config\FreeRTOSConfig.h\r
+F16-5=- ..\..\..\Source\include\portable.h\r
+F16-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F16-7=- src\mb96348hs.h\r
+F16-8=- ..\..\..\Source\include\task.h\r
+F16-9=- ..\..\..\Source\include\list.h\r
+F16-10=- ..\..\..\Source\include\queue.h\r
+F16-11=- ..\..\Common\include\AltBlock.h\r
+F17=12 c 0 ..\..\Common\Minimal\AltPollQ.c\r
+F17-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F17-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F17-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F17-4=- ..\..\..\Source\include\projdefs.h\r
+F17-5=- Src\config\FreeRTOSConfig.h\r
+F17-6=- ..\..\..\Source\include\portable.h\r
+F17-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F17-8=- src\mb96348hs.h\r
+F17-9=- ..\..\..\Source\include\task.h\r
+F17-10=- ..\..\..\Source\include\list.h\r
+F17-11=- ..\..\..\Source\include\queue.h\r
+F17-12=- ..\..\Common\include\AltPollQ.h\r
+F18=13 c 0 ..\..\Common\Minimal\AltQTest.c\r
+F18-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F18-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F18-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F18-4=- ..\..\..\Source\include\projdefs.h\r
+F18-5=- Src\config\FreeRTOSConfig.h\r
+F18-6=- ..\..\..\Source\include\portable.h\r
+F18-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F18-8=- src\mb96348hs.h\r
+F18-9=- ..\..\..\Source\include\task.h\r
+F18-10=- ..\..\..\Source\include\list.h\r
+F18-11=- ..\..\..\Source\include\queue.h\r
+F18-12=- ..\..\..\Source\include\semphr.h\r
+F18-13=- ..\..\Common\include\AltQTest.h\r
+F19=12 c 1 ..\..\Common\Minimal\BlockQ.c\r
+F19-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F19-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F19-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F19-4=- ..\..\..\Source\include\projdefs.h\r
+F19-5=- Src\config\FreeRTOSConfig.h\r
+F19-6=- ..\..\..\Source\include\portable.h\r
+F19-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F19-8=- src\mb96348hs.h\r
+F19-9=- ..\..\..\Source\include\task.h\r
+F19-10=- ..\..\..\Source\include\list.h\r
+F19-11=- ..\..\..\Source\include\queue.h\r
+F19-12=- ..\..\Common\include\BlockQ.h\r
+F20=11 c 1 ..\..\Common\Minimal\blocktim.c\r
+F20-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F20-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F20-3=- ..\..\..\Source\include\projdefs.h\r
+F20-4=- Src\config\FreeRTOSConfig.h\r
+F20-5=- ..\..\..\Source\include\portable.h\r
+F20-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F20-7=- src\mb96348hs.h\r
+F20-8=- ..\..\..\Source\include\task.h\r
+F20-9=- ..\..\..\Source\include\list.h\r
+F20-10=- ..\..\..\Source\include\queue.h\r
+F20-11=- ..\..\Common\include\blocktim.h\r
+F21=13 c 1 ..\..\Common\Minimal\comtest.c\r
+F21-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F21-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F21-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F21-4=- ..\..\..\Source\include\projdefs.h\r
+F21-5=- Src\config\FreeRTOSConfig.h\r
+F21-6=- ..\..\..\Source\include\portable.h\r
+F21-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F21-8=- src\mb96348hs.h\r
+F21-9=- ..\..\..\Source\include\task.h\r
+F21-10=- ..\..\..\Source\include\list.h\r
+F21-11=- ..\..\Common\include\serial.h\r
+F21-12=- ..\..\Common\include\comtest.h\r
+F21-13=- ..\..\Common\include\partest.h\r
+F22=12 c 0 ..\..\Common\Minimal\countsem.c\r
+F22-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F22-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F22-3=- ..\..\..\Source\include\projdefs.h\r
+F22-4=- Src\config\FreeRTOSConfig.h\r
+F22-5=- ..\..\..\Source\include\portable.h\r
+F22-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F22-7=- src\mb96348hs.h\r
+F22-8=- ..\..\..\Source\include\task.h\r
+F22-9=- ..\..\..\Source\include\list.h\r
+F22-10=- ..\..\..\Source\include\semphr.h\r
+F22-11=- ..\..\..\Source\include\queue.h\r
+F22-12=- ..\..\Common\include\countsem.h\r
+F23=12 c 1 ..\..\Common\Minimal\crflash.c\r
+F23-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F23-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F23-3=- ..\..\..\Source\include\projdefs.h\r
+F23-4=- Src\config\FreeRTOSConfig.h\r
+F23-5=- ..\..\..\Source\include\portable.h\r
+F23-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F23-7=- src\mb96348hs.h\r
+F23-8=- ..\..\..\Source\include\croutine.h\r
+F23-9=- ..\..\..\Source\include\list.h\r
+F23-10=- ..\..\..\Source\include\queue.h\r
+F23-11=- ..\..\Common\include\partest.h\r
+F23-12=- ..\..\Common\include\crflash.h\r
+F24=11 c 1 ..\..\Common\Minimal\crhook.c\r
+F24-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F24-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F24-3=- ..\..\..\Source\include\projdefs.h\r
+F24-4=- Src\config\FreeRTOSConfig.h\r
+F24-5=- ..\..\..\Source\include\portable.h\r
+F24-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F24-7=- src\mb96348hs.h\r
+F24-8=- ..\..\..\Source\include\croutine.h\r
+F24-9=- ..\..\..\Source\include\list.h\r
+F24-10=- ..\..\..\Source\include\queue.h\r
+F24-11=- ..\..\Common\include\crhook.h\r
+F25=11 c 1 ..\..\Common\Minimal\death.c\r
+F25-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F25-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F25-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F25-4=- ..\..\..\Source\include\projdefs.h\r
+F25-5=- Src\config\FreeRTOSConfig.h\r
+F25-6=- ..\..\..\Source\include\portable.h\r
+F25-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F25-8=- src\mb96348hs.h\r
+F25-9=- ..\..\..\Source\include\task.h\r
+F25-10=- ..\..\..\Source\include\list.h\r
+F25-11=- ..\..\Common\include\death.h\r
+F26=13 c 1 ..\..\Common\Minimal\dynamic.c\r
+F26-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F26-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F26-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F26-4=- ..\..\..\Source\include\projdefs.h\r
+F26-5=- Src\config\FreeRTOSConfig.h\r
+F26-6=- ..\..\..\Source\include\portable.h\r
+F26-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F26-8=- src\mb96348hs.h\r
+F26-9=- ..\..\..\Source\include\task.h\r
+F26-10=- ..\..\..\Source\include\list.h\r
+F26-11=- ..\..\..\Source\include\semphr.h\r
+F26-12=- ..\..\..\Source\include\queue.h\r
+F26-13=- ..\..\Common\include\dynamic.h\r
+F27=12 c 1 ..\..\Common\Minimal\flash.c\r
+F27-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F27-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F27-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F27-4=- ..\..\..\Source\include\projdefs.h\r
+F27-5=- Src\config\FreeRTOSConfig.h\r
+F27-6=- ..\..\..\Source\include\portable.h\r
+F27-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F27-8=- src\mb96348hs.h\r
+F27-9=- ..\..\..\Source\include\task.h\r
+F27-10=- ..\..\..\Source\include\list.h\r
+F27-11=- ..\..\Common\include\partest.h\r
+F27-12=- ..\..\Common\include\flash.h\r
+F28=13 c 1 ..\..\Common\Minimal\flop.c\r
+F28-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F28-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F28-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\math.h\r
+F28-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\errno.h\r
+F28-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F28-6=- ..\..\..\Source\include\projdefs.h\r
+F28-7=- Src\config\FreeRTOSConfig.h\r
+F28-8=- ..\..\..\Source\include\portable.h\r
+F28-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F28-10=- src\mb96348hs.h\r
+F28-11=- ..\..\..\Source\include\task.h\r
+F28-12=- ..\..\..\Source\include\list.h\r
+F28-13=- ..\..\Common\include\flop.h\r
+F29=13 c 1 ..\..\Common\Minimal\GenQTest.c\r
+F29-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F29-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F29-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F29-4=- ..\..\..\Source\include\projdefs.h\r
+F29-5=- Src\config\FreeRTOSConfig.h\r
+F29-6=- ..\..\..\Source\include\portable.h\r
+F29-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F29-8=- src\mb96348hs.h\r
+F29-9=- ..\..\..\Source\include\task.h\r
+F29-10=- ..\..\..\Source\include\list.h\r
+F29-11=- ..\..\..\Source\include\queue.h\r
+F29-12=- ..\..\..\Source\include\semphr.h\r
+F29-13=- ..\..\Common\include\GenQTest.h\r
+F30=11 c 1 ..\..\Common\Minimal\integer.c\r
+F30-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F30-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F30-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F30-4=- ..\..\..\Source\include\projdefs.h\r
+F30-5=- Src\config\FreeRTOSConfig.h\r
+F30-6=- ..\..\..\Source\include\portable.h\r
+F30-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F30-8=- src\mb96348hs.h\r
+F30-9=- ..\..\..\Source\include\task.h\r
+F30-10=- ..\..\..\Source\include\list.h\r
+F30-11=- ..\..\Common\include\integer.h\r
+F31=12 c 1 ..\..\Common\Minimal\PollQ.c\r
+F31-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F31-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F31-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F31-4=- ..\..\..\Source\include\projdefs.h\r
+F31-5=- Src\config\FreeRTOSConfig.h\r
+F31-6=- ..\..\..\Source\include\portable.h\r
+F31-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F31-8=- src\mb96348hs.h\r
+F31-9=- ..\..\..\Source\include\task.h\r
+F31-10=- ..\..\..\Source\include\list.h\r
+F31-11=- ..\..\..\Source\include\queue.h\r
+F31-12=- ..\..\Common\include\PollQ.h\r
+F32=13 c 1 ..\..\Common\Minimal\QPeek.c\r
+F32-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F32-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F32-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F32-4=- ..\..\..\Source\include\projdefs.h\r
+F32-5=- Src\config\FreeRTOSConfig.h\r
+F32-6=- ..\..\..\Source\include\portable.h\r
+F32-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F32-8=- src\mb96348hs.h\r
+F32-9=- ..\..\..\Source\include\task.h\r
+F32-10=- ..\..\..\Source\include\list.h\r
+F32-11=- ..\..\..\Source\include\queue.h\r
+F32-12=- ..\..\..\Source\include\semphr.h\r
+F32-13=- ..\..\Common\include\QPeek.h\r
+F33=13 c 1 ..\..\Common\Minimal\semtest.c\r
+F33-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F33-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F33-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F33-4=- ..\..\..\Source\include\projdefs.h\r
+F33-5=- Src\config\FreeRTOSConfig.h\r
+F33-6=- ..\..\..\Source\include\portable.h\r
+F33-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F33-8=- src\mb96348hs.h\r
+F33-9=- ..\..\..\Source\include\task.h\r
+F33-10=- ..\..\..\Source\include\list.h\r
+F33-11=- ..\..\..\Source\include\semphr.h\r
+F33-12=- ..\..\..\Source\include\queue.h\r
+F33-13=- ..\..\Common\include\semtest.h\r
+F34=10 c 0 ..\..\..\Source\portable\MemMang\heap_1.c\r
+F34-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F34-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F34-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F34-4=- ..\..\..\Source\include\projdefs.h\r
+F34-5=- Src\config\FreeRTOSConfig.h\r
+F34-6=- ..\..\..\Source\include\portable.h\r
+F34-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F34-8=- src\mb96348hs.h\r
+F34-9=- ..\..\..\Source\include\task.h\r
+F34-10=- ..\..\..\Source\include\list.h\r
+F35=10 c 0 ..\..\..\Source\portable\MemMang\heap_2.c\r
+F35-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F35-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F35-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F35-4=- ..\..\..\Source\include\projdefs.h\r
+F35-5=- Src\config\FreeRTOSConfig.h\r
+F35-6=- ..\..\..\Source\include\portable.h\r
+F35-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F35-8=- src\mb96348hs.h\r
+F35-9=- ..\..\..\Source\include\task.h\r
+F35-10=- ..\..\..\Source\include\list.h\r
+F36=10 c 1 ..\..\..\Source\portable\MemMang\heap_3.c\r
+F36-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F36-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F36-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F36-4=- ..\..\..\Source\include\projdefs.h\r
+F36-5=- Src\config\FreeRTOSConfig.h\r
+F36-6=- ..\..\..\Source\include\portable.h\r
+F36-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F36-8=- src\mb96348hs.h\r
+F36-9=- ..\..\..\Source\include\task.h\r
+F36-10=- ..\..\..\Source\include\list.h\r
+\r
+[BUILDMODE-Config_4]\r
+kernel=1\r
+ABI=0\r
+\r
+[RUNSET-Config_4]\r
+CONVERT=1\r
+CONVERTKIND=0\r
+\r
+[DebState-Config_4]\r
+SupCount=5\r
+Supfile-0=Config_4\MB2198-01_COM1.sup\r
+Supfile-1=Config_4\MB2198-01_COM2.sup\r
+Supfile-2=Config_4\MB2198-01_LAN.sup\r
+Supfile-3=Config_4\MB2198-01_USB.sup\r
+Supfile-4=Config_4\Simulator.sup\r
+Current=MB2198-01_USB.sup\r
+AliasFile=\r
+CPURunMode=16,16,16,16,0,1,0x0:0x0,,0,0xFF\r
+\r
+[AsmBefore]\r
+Count=0\r
+\r
+[AsmAfter]\r
+Count=0\r
+\r
+[CcBefore]\r
+Count=0\r
+\r
+[CcAfter]\r
+Count=0\r
+\r
+[LnkBefore]\r
+Count=0\r
+\r
+[LnkAfter]\r
+Count=0\r
+\r
+[LibBefore]\r
+Count=0\r
+\r
+[LibAfter]\r
+Count=0\r
+\r
+[CnvBefore]\r
+Count=0\r
+\r
+[CnvAfter]\r
+Count=0\r
+\r
+[ConfigBefore]\r
+Count=0\r
+\r
+[ConfigAfter]\r
+Count=0\r
+\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Prc/romconst.prc b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Prc/romconst.prc
new file mode 100644 (file)
index 0000000..d56d47e
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Prc/romconst.prc
@@ -0,0 +1,325 @@
+# Simulator only:\r
+# Copy ROM-mirror area to bank 0x00\r
+\r
+if %EVAL(ROMM_CONFIG & 0x01) == 0x01\r
+\r
+set variable ROMM_BANK = %EVAL(ROMM_CONFIG >> 4)\r
+set variable ROMM_SIZE = %EVAL((ROMM_CONFIG >> 1) & 0x03)\r
+\r
+print "\n\n>Set ROM-mirror memory map...\n"\r
+\r
+\r
+if %ROMM_SIZE == 0\r
+set map /read H'00E000..H'00FFFF\r
+\r
+if %ROMM_BANK == 0x00\r
+show map\r
+move H'f0e000..H'F0FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x01\r
+show map\r
+move H'f1e000..H'F1FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x02\r
+show map\r
+move H'f2e000..H'F2FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x03\r
+show map\r
+move H'f3e000..H'F3FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x04\r
+show map\r
+move H'f4e000..H'F4FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x05\r
+show map\r
+move H'f5e000..H'F5FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x06\r
+show map\r
+move H'f6e000..H'F6FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x07\r
+show map\r
+move H'f7e000..H'F7FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x08\r
+show map\r
+move H'f8e000..H'F8FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x09\r
+show map\r
+move H'f9e000..H'F9FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0A\r
+show map\r
+move H'fAe000..H'FAFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBe000..H'FBFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBe000..H'FBFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0C\r
+show map\r
+move H'fCe000..H'FCFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0D\r
+show map\r
+move H'fde000..H'FDFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0E\r
+show map\r
+move H'fee000..H'FEFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0F\r
+show map\r
+move H'ffe000..H'FFFFFF,H'e000\r
+\r
+endif # ROMM_BANK selection\r
+\r
+elseif %ROMM_SIZE == 1\r
+set map /read H'00C000..H'00FFFF\r
+\r
+if %ROMM_BANK == 0x00\r
+show map\r
+move H'f0c000..H'F0FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x01\r
+show map\r
+move H'f1c000..H'F1FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x02\r
+show map\r
+move H'f2c000..H'F2FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x03\r
+show map\r
+move H'f3c000..H'F3FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x04\r
+show map\r
+move H'f4c000..H'F4FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x05\r
+show map\r
+move H'f5c000..H'F5FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x06\r
+show map\r
+move H'f6c000..H'F6FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x07\r
+show map\r
+move H'f7c000..H'F7FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x08\r
+show map\r
+move H'f8c000..H'F8FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x09\r
+show map\r
+move H'f9c000..H'F9FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0A\r
+show map\r
+move H'fAc000..H'FAFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBc000..H'FBFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBc000..H'FBFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0C\r
+show map\r
+move H'fCc000..H'FCFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0D\r
+show map\r
+move H'fdc000..H'FDFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0E\r
+show map\r
+move H'fec000..H'FEFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0F\r
+show map\r
+move H'ffc000..H'FFFFFF,H'c000\r
+\r
+endif # ROMM_BANK selection\r
+\r
+elseif %ROMM_SIZE == 2\r
+set map /read H'00A000..H'00FFFF\r
+\r
+if %ROMM_BANK == 0x00\r
+show map\r
+move H'f0a000..H'F0FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x01\r
+show map\r
+move H'f1a000..H'F1FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x02\r
+show map\r
+move H'f2a000..H'F2FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x03\r
+show map\r
+move H'f3a000..H'F3FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x04\r
+show map\r
+move H'f4a000..H'F4FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x05\r
+show map\r
+move H'f5a000..H'F5FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x06\r
+show map\r
+move H'f6a000..H'F6FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x07\r
+show map\r
+move H'f7a000..H'F7FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x08\r
+show map\r
+move H'f8a000..H'F8FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x09\r
+show map\r
+move H'f9a000..H'F9FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0A\r
+show map\r
+move H'fAa000..H'FAFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBa000..H'FBFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBa000..H'FBFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0C\r
+show map\r
+move H'fCa000..H'FCFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0D\r
+show map\r
+move H'fda000..H'FDFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0E\r
+show map\r
+move H'fea000..H'FEFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0F\r
+show map\r
+move H'ffa000..H'FFFFFF,H'a000\r
+\r
+endif # ROMM_BANK selection\r
+\r
+elseif %ROMM_SIZE == 3\r
+set map /read H'008000..H'00FFFF\r
+\r
+if %ROMM_BANK == 0x00\r
+show map\r
+move H'f08000..H'F0FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x01\r
+show map\r
+move H'f18000..H'F1FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x02\r
+show map\r
+move H'f28000..H'F2FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x03\r
+show map\r
+move H'f38000..H'F3FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x04\r
+show map\r
+move H'f48000..H'F4FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x05\r
+show map\r
+move H'f58000..H'F5FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x06\r
+show map\r
+move H'f68000..H'F6FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x07\r
+show map\r
+move H'f78000..H'F7FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x08\r
+show map\r
+move H'f88000..H'F8FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x09\r
+show map\r
+move H'f98000..H'F9FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0A\r
+show map\r
+move H'fA8000..H'FAFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fB8000..H'FBFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fB8000..H'FBFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0C\r
+show map\r
+move H'fC8000..H'FCFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0D\r
+show map\r
+move H'fd8000..H'FDFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0E\r
+show map\r
+move H'fe8000..H'FEFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0F\r
+show map\r
+move H'ff8000..H'FFFFFF,H'8000\r
+\r
+endif # ROMM_BANK selection\r
+\r
+endif # ROMM_SIZE selection\r
+\r
+print ">Copy ROMCONST for simulation..."\r
+print "OK"\r
+\r
+print "\n-----------------------------------------------------------"\r
+print "\nUse command \"batch prc\\romconst.prc\" after each download"\r
+print "\n-----------------------------------------------------------"\r
+\r
+else\r
+\r
+print "\n----------------------"\r
+print "\nROM Mirror disabled!!!"\r
+print "\n----------------------"\r
+\r
+endif\r
+\r
+print "\n-------------------------------------------------------------------"\r
+print "\nSetting CKMR to 0xF0 to allow for the Clock Wait in that start.asm."\r
+print "\n-------------------------------------------------------------------"\r
+\r
+set MEM /byte 0x0403 = 0xF0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Simulator.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Simulator.sup
new file mode 100644 (file)
index 0000000..6e44211
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Simulator.sup
@@ -0,0 +1,210 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=0\r
+\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+\r
+[Debug Type]\r
+Type=1\r
+Virtual CPU File=wv907f1.dll\r
+Monitor Load=1\r
+Monitor Load Condition=Disable\r
+Core ID=0\r
+\r
+[Device]\r
+Communication=LAN 141.187.6.53\r
+ProductID=0\r
+Protocol=3\r
+\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=Prc\romconst.prc\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+\r
+[Start]\r
+Batch File=\r
+\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+Assembly Address=H'000000\r
+Memory Address=H'004241\r
+Memory Mode=H'00000001\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=1\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+CommandSize=0 534 359 712\r
+CommandState=0\r
+MemorySize=487 476 974 714\r
+MemoryState=0\r
+Layer0=1003,\r
+Coverage SplitRow=0\r
+Layer1=1006,\r
+Layer2=1004,\r
+Source0Name=Src\Main.c\r
+Source0Size=487 238 974 476\r
+Source0State=2\r
+Source0Line=21\r
+Source0Mode=1\r
+Source1Name=Src\Start.asm\r
+Source1Size=154 154 912 653\r
+Source1State=0\r
+Source1Line=40C\r
+Source1Mode=2\r
+RegisterSize=487 0 974 238\r
+RegisterState=0\r
+Layer3=2000,Src\Start.asm\r
+Register Select0=H'00000000\r
+Register Select1=H'00000003\r
+Register Select2=H'00000004\r
+Register Select3=H'00000005\r
+Register Select4=H'00000006\r
+Register Select5=H'00000007\r
+Register Select6=H'00000008\r
+Register Select7=H'00000010\r
+Register Select8=H'00000011\r
+Register Select9=H'00000012\r
+Register Select10=H'00000013\r
+Register Select11=H'00000014\r
+Register Select12=H'00000015\r
+Register Select13=H'00000016\r
+Register Select14=H'00000017\r
+Register Select15=H'00000018\r
+Register Select16=H'00000022\r
+Register Select17=H'00000023\r
+Register Select18=H'00000024\r
+Register Select19=H'00000025\r
+Register Select20=H'00000026\r
+Register Select21=H'00000027\r
+Register Select22=H'00000028\r
+Register Select23=H'00000029\r
+Register Select24=H'00000035\r
+WatchSize=0 357 487 714\r
+WatchState=0\r
+Watch Variable0=[pxCurrentTCB],92040000,1,-1 -1\r
+Watch Variable1=[pxTCB],10080000,1,-1 -1\r
+Watch Variable2=[usCriticalNesting],91030000,1,-1 -1\r
+LocalSize=388 0 582 161\r
+LocalState=0\r
+Layer4=1007,\r
+Layer5=2000,Src\Main.c\r
+TraceSize=243 178 486 356\r
+TraceState=0\r
+Watch Variable3=[*ptr],90080000,1,-1 -1\r
+\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+\r
+[Map]\r
+Flag=Enable\r
+Area0=00000000 000000EF 3 0 0\r
+Area2=00000100 0000017F 3 0 0\r
+Area3=00000180 0000018F 7 0 0\r
+Area4=00000190 00000369 3 0 0\r
+Area5=0000036A 0000037F 7 0 0\r
+Area6=00000380 00000BFF 3 0 0\r
+Area8=00002240 0000470F 3 0 0\r
+Area9=00004710 00007FFF 7 0 0\r
+Area10=00008000 0000FFFF 1 0 0\r
+Area12=000F0000 000F0FFF 3 0 0\r
+Area14=000FE000 000FFFFF 5 0 0\r
+Area16=00DE0000 00DE7FFF 5 0 0\r
+Area18=00DF0000 00DF7FFF 5 0 0\r
+Area20=00F80000 00FFFFFF 5 0 0\r
+Inrom Image=Off\r
+\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+\r
+[Break Environment]\r
+Flag=Enable\r
+Code0=00DE00F1 1 0 1  \r
+CodeBreakFlag0=Enable\r
+Code1=00DE012F 1 0 1 main.c$103 \r
+CodeBreakFlag1=Enable\r
+Debug File=C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\ABS\96340_FreeRTOS_96348hs.abs\r
+Code2=00DE013E 1 0 1 \r
+CodeBreakFlag2=Enable\r
+Code3=00DE1B64 1 0 1 \prvRLT0_TICKISR\r
+CodeBreakFlag3=Enable\r
+\r
+[Emulation Environment]\r
+Flag=Disable\r
+\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=1\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+\r
+[Color]\r
+Flag=Enable\r
+\r
+[Tab Environment]\r
+TabSize=8\r
+\r
+[Communication]\r
+Send=1000\r
+Receive=64\r
+\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/MAIN.C b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/MAIN.C
new file mode 100644 (file)
index 0000000..c5e03a5
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/MAIN.C
@@ -0,0 +1,397 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*---------------------------------------------------------------------------\r
+  MAIN.C\r
+  - description\r
+  - See README.TXT for project description and disclaimer.\r
+\r
+/*---------------------------------------------------------------------------*/\r
+\r
+/* 16FX includes */\r
+#include "mb96348hs.h"\r
+\r
+/* Scheduler includes. */\r
+#include "FreeRTOS.h"\r
+#include "task.h"\r
+#include "semphr.h"\r
+#include <watchdog.h>\r
+#include <config.h>\r
+\r
+/*---------------------------------------------------------------------------*/\r
+\r
+/* Demo task priorities. */\r
+#define WTC_TASK_PRIORITY                              ( tskIDLE_PRIORITY + 5 )\r
+#define mainCHECK_TASK_PRIORITY                        ( tskIDLE_PRIORITY + 4 )\r
+#define TASK_UTILITY_PRIORITY                  ( tskIDLE_PRIORITY + 3 )\r
+#define mainSEM_TEST_PRIORITY                  ( tskIDLE_PRIORITY + 3 )\r
+#define mainCOM_TEST_PRIORITY                  ( tskIDLE_PRIORITY + 2 )\r
+#define mainQUEUE_POLL_PRIORITY                        ( tskIDLE_PRIORITY + 2 )\r
+#define mainQUEUE_BLOCK_PRIORITY               ( tskIDLE_PRIORITY + 2 )\r
+#define mainDEATH_PRIORITY                             ( tskIDLE_PRIORITY + 1 )\r
+#define mainLED_TASK_PRIORITY                  ( tskIDLE_PRIORITY + 1 )\r
+#define mainGENERIC_QUEUE_PRIORITY             ( tskIDLE_PRIORITY )\r
+\r
+/* Baud rate used by the COM test tasks. */\r
+#define mainCOM_TEST_BAUD_RATE                 ( ( unsigned portLONG ) 19200 )\r
+\r
+/* The frequency at which the 'Check' tasks executes.  See the comments at the \r
+top of the page.  When the system is operating error free the 'Check' task\r
+toggles an LED every three seconds.  If an error is discovered in any task the\r
+rate is increased to 500 milliseconds.  [in this case the '*' characters on the \r
+LCD represent LED's]*/\r
+#define mainNO_ERROR_CHECK_DELAY               ( ( portTickType ) 3000 / portTICK_RATE_MS  )\r
+#define mainERROR_CHECK_DELAY                  ( ( portTickType ) 500 / portTICK_RATE_MS  )\r
+\r
+/*---------------------------------------------------------------------------*/\r
+#define ledNUMBER_OF_LEDS              8\r
+#define mainCOM_TEST_LED               0x05\r
+#define mainCHECK_TEST_LED             0x07\r
+/*---------------------------------------------------------------------------*/\r
+/* \r
+ * The function that implements the Check task.  See the comments at the head\r
+ * of the page for implementation details.\r
+ */ \r
+static void vErrorChecks( void *pvParameters );\r
+\r
+/*\r
+ * Called by the Check task.  Returns pdPASS if all the other tasks are found\r
+ * to be operating without error - otherwise returns pdFAIL.\r
+ */\r
+static portSHORT prvCheckOtherTasksAreStillRunning( void );\r
+\r
+/*---------------------------------------------------------------------------*/\r
+\r
+static unsigned portCHAR sState = 0x00;\r
+/*---------------------------------------------------------------------------\r
+ * The below callback function is called from Tick ISR if configUSE_TICK_HOOK \r
+ * is configured as 1.\r
+ *---------------------------------------------------------------------------*/  \r
+/*void vApplicationTickHook ( void )\r
+{\r
+#if WATCHDOG == WTC_IN_TICK\r
+       Kick_Watchdog();\r
+#endif\r
+}*/\r
+\r
+/*---------------------------------------------------------------------------\r
+ * The below callback function is called from Delayed ISR if configUSE_IDLE_HOOK \r
+ * is configured as 1.\r
+ *---------------------------------------------------------------------------*/   \r
+void vApplicationIdleHook ( void )\r
+{\r
+#if WATCHDOG == WTC_IN_IDLE\r
+       Kick_Watchdog();\r
+#endif\r
+\r
+#if ( INCLUDE_StartFlashCoRoutines == 1 || INCLUDE_StartHookCoRoutines == 1 )  \r
+       vCoRoutineSchedule();\r
+#endif \r
+}\r
+/*---------------------------------------------------------------------------\r
+ * Initialize Port 00\r
+ *---------------------------------------------------------------------------*/ \r
+static void prvInitPort00( void )\r
+{\r
+       DDR00 = 0xFF;\r
+       PDR00 = 0x00;\r
+}\r
+/*---------------------------------------------------------------------------\r
+ * Setup the hardware\r
+ *---------------------------------------------------------------------------*/ \r
+static void prvSetupHardware( void )\r
+{\r
+       prvInitPort00();\r
+\r
+#if WATCHDOG != WTC_NONE       \r
+       InitWatchdog();\r
+#endif\r
+}\r
+\r
+/*---------------------------------------------------------------------------\r
+ * main()\r
+ *---------------------------------------------------------------------------*/ \r
+void main(void)\r
+{\r
+       InitIrqLevels();                        /* Initialize interrupts */\r
+       __set_il(7);                /* Allow all levels      */\r
+               \r
+       prvSetupHardware();\r
+       \r
+#if WATCHDOG == WTC_IN_TASK    \r
+       vStartWatchdogTask( WTC_TASK_PRIORITY );\r
+#endif\r
+\r
+       /* Start the standard demo application tasks. */\r
+\r
+#if ( INCLUDE_StartLEDFlashTasks == 1 )\r
+       vStartLEDFlashTasks( mainLED_TASK_PRIORITY );\r
+#endif\r
+       \r
+#if ( INCLUDE_StartIntegerMathTasks == 1 )     \r
+       vStartIntegerMathTasks( tskIDLE_PRIORITY );\r
+#endif\r
+\r
+#if ( INCLUDE_AltStartComTestTasks == 1 )      \r
+       vAltStartComTestTasks( mainCOM_TEST_PRIORITY, mainCOM_TEST_BAUD_RATE, mainCOM_TEST_LED - 1 );\r
+#endif\r
+\r
+#if ( INCLUDE_StartPolledQueueTasks == 1 )             \r
+       vStartPolledQueueTasks( mainQUEUE_POLL_PRIORITY );\r
+#endif\r
+       \r
+#if ( INCLUDE_StartSemaphoreTasks == 1 )                       \r
+       vStartSemaphoreTasks( mainSEM_TEST_PRIORITY );\r
+#endif\r
+\r
+#if ( INCLUDE_StartBlockingQueueTasks == 1 )                   \r
+       vStartBlockingQueueTasks ( mainQUEUE_BLOCK_PRIORITY );\r
+#endif\r
+       \r
+#if ( INCLUDE_StartDynamicPriorityTasks == 1 ) \r
+       vStartDynamicPriorityTasks();\r
+#endif\r
+       \r
+#if ( INCLUDE_StartMathTasks == 1 )\r
+       vStartMathTasks( tskIDLE_PRIORITY );\r
+#endif\r
+       \r
+#if ( INCLUDE_StartFlashCoRoutines == 1 )      \r
+       vStartFlashCoRoutines( ledNUMBER_OF_LEDS-1 );\r
+#endif \r
+       \r
+#if ( INCLUDE_StartHookCoRoutines == 1 )\r
+       vStartHookCoRoutines();\r
+#endif\r
+       \r
+#if ( INCLUDE_StartGenericQueueTasks == 1 )\r
+       vStartGenericQueueTasks( mainGENERIC_QUEUE_PRIORITY );\r
+#endif \r
+\r
+#if ( INCLUDE_StartQueuePeekTasks == 1 )\r
+       vStartQueuePeekTasks();\r
+#endif\r
+       \r
+#if ( INCLUDE_CreateBlockTimeTasks == 1 )\r
+       vCreateBlockTimeTasks();\r
+#endif\r
+       \r
+#if ( INCLUDE_CreateSuicidalTasks == 1 )\r
+       vCreateSuicidalTasks( mainDEATH_PRIORITY );\r
+#endif\r
+\r
+#if ( INCLUDE_TraceListTasks == 1 )\r
+       vTraceListTasks( TASK_UTILITY_PRIORITY );\r
+#endif\r
+       \r
+       /* Start the 'Check' task which is defined in this file. */\r
+       xTaskCreate( vErrorChecks, ( signed portCHAR * ) "Check", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL );      \r
+\r
+       vTaskStartScheduler();\r
+       \r
+       /* Should not reach here */\r
+       while (1)\r
+       {\r
+               __asm(" NOP "); // \r
+       }\r
+}\r
+\r
+/*-----------------------------------------------------------*/\r
+void vParTestToggleLED( unsigned portBASE_TYPE uxLED )\r
+{\r
+       if (uxLED < ledNUMBER_OF_LEDS)\r
+       {\r
+               vTaskSuspendAll();\r
+               \r
+               /* Toggle the state of the single genuine on board LED. */\r
+               if( (sState & ((portCHAR)(1 << uxLED))) == 0)   \r
+               {\r
+                       PDR00 |= (1 << uxLED);\r
+                       sState |= (1 << uxLED);\r
+               }\r
+               else\r
+               {\r
+                       PDR00 &= ~(1 << uxLED);\r
+                       sState &= ~(1 << uxLED);\r
+               }\r
+       \r
+               xTaskResumeAll();\r
+       }\r
+}\r
+/*-----------------------------------------------------------*/\r
+void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )\r
+{\r
+       /* Set or clear the output [in this case show or hide the '*' character. */\r
+       if( uxLED < ledNUMBER_OF_LEDS )\r
+       {\r
+               vTaskSuspendAll();\r
+               {\r
+                       if( xValue )\r
+                       {\r
+                               PDR00 |= (1 << uxLED);\r
+                               sState |= (1 << uxLED);\r
+                       }\r
+                       else\r
+                       {\r
+                               PDR00 &= ~(1 << uxLED);\r
+                               sState &= ~(1 << uxLED);\r
+                       }\r
+               }\r
+               xTaskResumeAll();\r
+       }\r
+}\r
+/*-----------------------------------------------------------*/\r
+\r
+static void vErrorChecks( void *pvParameters )\r
+{\r
+static volatile unsigned portLONG ulDummyVariable = 3UL;\r
+portTickType xDelayPeriod = mainNO_ERROR_CHECK_DELAY;\r
+\r
+       ( void ) pvParameters;\r
+       /* Cycle for ever, delaying then checking all the other tasks are still\r
+       operating without error. */\r
+       for( ;; )\r
+       {\r
+               /* Wait until it is time to check again.  The time we wait here depends\r
+               on whether an error has been detected or not.  When an error is \r
+               detected the time is shortened resulting in a faster LED flash rate. */\r
+               vTaskDelay( xDelayPeriod );\r
+\r
+               /* Perform a bit of 32bit maths to ensure the registers used by the \r
+               integer tasks get some exercise outside of the integer tasks \r
+               themselves. The result here is not important we are just deliberately\r
+               changing registers used by other tasks to ensure that their context\r
+               switch is operating as required. - see the demo application \r
+               documentation for more info. */\r
+               ulDummyVariable *= 3UL;\r
+               \r
+               /* See if the other tasks are all ok. */\r
+               if( prvCheckOtherTasksAreStillRunning() != pdPASS )\r
+               {\r
+                       /* An error occurred in one of the tasks so shorten the delay \r
+                       period - which has the effect of increasing the frequency of the\r
+                       LED toggle. */\r
+                       xDelayPeriod = mainERROR_CHECK_DELAY;\r
+               }\r
+\r
+               /* Flash! */\r
+               vParTestToggleLED(mainCHECK_TEST_LED);\r
+       }\r
+}\r
+\r
+/*-----------------------------------------------------------*/\r
+\r
+static portSHORT prvCheckOtherTasksAreStillRunning( void )\r
+{\r
+static portSHORT sNoErrorFound = pdTRUE;\r
+\r
+       /* The demo tasks maintain a count that increments every cycle of the task\r
+       provided that the task has never encountered an error.  This function \r
+       checks the counts maintained by the tasks to ensure they are still being\r
+       incremented.  A count remaining at the same value between calls therefore\r
+       indicates that an error has been detected.  Only tasks that do not flash\r
+       an LED are checked. */\r
+       \r
+#if ( INCLUDE_StartIntegerMathTasks == 1 )\r
+       if( xAreIntegerMathsTaskStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+\r
+\r
+#if ( INCLUDE_AltStartComTestTasks == 1 )\r
+       if( xAreComTestTasksStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif \r
+       \r
+\r
+#if ( INCLUDE_StartPolledQueueTasks == 1 )\r
+       if( xArePollingQueuesStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartSemaphoreTasks == 1 )       \r
+       if( xAreSemaphoreTasksStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartBlockingQueueTasks == 1 )   \r
+       if( xAreBlockingQueuesStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartDynamicPriorityTasks == 1 )\r
+       if( xAreDynamicPriorityTasksStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartMathTasks == 1 )\r
+       if( xAreMathsTaskStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartFlashCoRoutines == 1 )      \r
+       if( xAreFlashCoRoutinesStillRunning() != pdTRUE ) \r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+#if ( INCLUDE_StartHookCoRoutines == 1 )       \r
+       if( xAreHookCoRoutinesStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+\r
+#if ( INCLUDE_StartGenericQueueTasks == 1 )    \r
+       if ( xAreGenericQueueTasksStillRunning() != pdTRUE )\r
+    {\r
+       sNoErrorFound = pdFALSE;\r
+    }\r
+#endif\r
+    \r
+#if ( INCLUDE_StartQueuePeekTasks == 1 )       \r
+       if ( xAreQueuePeekTasksStillRunning() != pdTRUE )\r
+    {\r
+       sNoErrorFound = pdFALSE;\r
+    }\r
+#endif\r
+    \r
+#if ( INCLUDE_CreateBlockTimeTasks == 1 )    \r
+    if( xAreBlockTimeTestTasksStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+    }\r
+#endif\r
+    \r
+#if ( INCLUDE_CreateSuicidalTasks == 1 )\r
+    if( xIsCreateTaskStillRunning() != pdTRUE )\r
+    {\r
+       sNoErrorFound = pdFALSE;\r
+    }\r
+#endif\r
+\r
+       return sNoErrorFound;\r
+}\r
+\r
+/*---------------------------------------------------------------------------*/ 
\ No newline at end of file

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/START.ASM b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/START.ASM
new file mode 100644 (file)
index 0000000..edf4db6
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/START.ASM
@@ -0,0 +1,1785 @@
+;====================================================================\r
+; THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS.  \r
+;  FUJITSU MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY   \r
+;         FOR ANY ERRORS OR ELIGIBILITY FOR ANY PURPOSES.            \r
+;                                                                    \r
+;    Startup file for memory and basic controller initialisation     \r
+;                                                                    \r
+;    MB96300 Family C Compiler\r
+;                                                                    \r
+;    (C) FUJITSU MICROELECTRONICS EUROPE 1998-2008                   \r
+;====================================================================\r
+\r
+          .PROGRAM  STARTUP  \r
+          .TITLE    "STARTUP FILE FOR MEMORY INITIALISATION"\r
+\r
+;====================================================================\r
+; 1  Contents\r
+;====================================================================\r
+; 1   Contents\r
+; 2   Disclaimer\r
+; 3   History\r
+;\r
+; 4   SETTINGS              (USER INTERFACE)\r
+; 4.1  Controller Series\r
+; 4.2   C-language Memory model\r
+; 4.3   Function-Call Interface\r
+; 4.4   Constant Data Handling\r
+; 4.5   Stack Type and Stack Size\r
+; 4.6   General Register Bank\r
+; 4.7   Low-Level Library Interface\r
+; 4.8   Clock Selection\r
+; 4.9   Clock Stabilization Time\r
+; 4.10  External Bus Interface\r
+; 4.11  ROM Mirror configuration\r
+; 4.12  Flash Security\r
+; 4.13  Flash Write Protection\r
+; 4.14  Boot Vector\r
+; 4.15  UART scanning\r
+; 4.16  Enable RAMCODE Copying\r
+; 4.17  Enable information stamp in ROM\r
+; 4.18  Enable Background Debugging Mode\r
+;\r
+; 5   Section and Data Declaration\r
+; 5.1   Several fixed addresses (fixed for MB963xx controllers)\r
+; 5.2   Declaration of __near addressed data sections\r
+; 5.3   Declaration of RAMCODE section and labels\r
+; 5.4   Declaration of sections containing other sections description\r
+; 5.5   Stack area and stack top definition/declaration\r
+; 5.6   Direct page register dummy label definition\r
+;\r
+; 6   Start-Up Code\r
+; 6.1   Import external symbols\r
+; 6.2   Program start (the boot vector should point here)\r
+; 6.3   "NOT RESET YET" WARNING\r
+; 6.4   Initialisation of processor status\r
+; 6.5   Set clock ratio (ignore subclock)\r
+; 6.6   Set external bus configuration\r
+; 6.7   Prepare stacks and set the active stack type\r
+; 6.8   Copy initial values to data areas\r
+; 6.9   Clear uninitialised data areas to zero\r
+; 6.10  Set Data Bank Register (DTB) and Direct Page Register (DPR)\r
+; 6.11  Wait for PLL to stabilise\r
+; 6.12  Initialise Low-Level Library Interface\r
+; 6.13  Call C-language main function\r
+; 6.14  Shut down library\r
+; 6.15  Program end loop\r
+; 6.16  Set Flash Security\r
+; 6.17  Set Flash write protection\r
+; 6.18  Debug address specification\r
+;\r
+;====================================================================\r
+; 2  Disclaimer\r
+;====================================================================\r
+;                  FUJITSU MICROELECTRONICS EUROPE GMBH\r
+;                  Pittlerstrasse 47, 63225 Langen, Germany \r
+;                  Tel.:++49 6103 690-0, Fax -122\r
+;                                                               \r
+;    The following software is for demonstration purposes only. \r
+;    It is not fully tested, nor validated in order to fulfil \r
+;    its task under all circumstances. Therefore, this software \r
+;    or any part of it must only be used in an evaluation       \r
+;    laboratory environment.                                    \r
+;    This software is subject to the rules of our standard      \r
+;    DISCLAIMER, that is delivered with our SW-tools on the \r
+;    Fujitsu Microcontrollers CD (V3.4 or higher "\START.HTM") or\r
+;    on our Internet Pages:                                      \r
+;    http://www.fme.gsdc.de/gsdc.htm\r
+;    http://emea.fujitsu.com/microelectronics \r
+;\r
+;====================================================================\r
+; 3  History\r
+;====================================================================\r
+; $Id: START.ASM,v 1.25 2007/09/28 07:33:18 mcuae Exp $\r
+\r
+#define VERSION  "1.25"\r
+/*\r
+$Log: START.ASM,v $\r
+Revision 1.25  2007/09/28 07:33:18  mcuae\r
+Bug in BDM baudrate calculation corrected\r
+\r
+Revision 1.24  2007/09/26 14:03:08  mcuae\r
+- Device list for MB96340 series updated and expanded\r
+\r
+Revision 1.23  2007/08/06 14:48:16  mcuae\r
+- BDM section always reserved, filled with 0xFF, if not configured\r
+\r
+Revision 1.22  2007/08/02 08:34:03  mcuae\r
+- communication mode bits of BDM configuration grouped\r
+\r
+Revision 1.21  2007/07/13 08:23:05  mwilla\r
+device selection for BDM baud rate improved\r
+\r
+Revision 1.20  2007/06/12 10:43:57  mwilla\r
+- BDM-Baud-Rate calculation includes crystal frequency\r
+\r
+Revision 1.19  2007/06/06 07:46:55  mwilla\r
+- add Background Debugging Configuration\r
+- Stack initialization moved before variable initialization\r
+- values of cystal frequency and device macros changed\r
+\r
+Revision 1.18  2007/04/16 07:56:02  phuene\r
+- update clock settings when crystal is 8 MHz so that the CLKVCO is low\r
+\r
+Revision 1.17  2007/04/10 11:30:43  phuene\r
+- add MB96320 Series\r
+- Clock settings optimized for CPU_8MHZ_CLKP2_8MHZ, CPU_12MHZ_CLKP2_12MHZ, CPU_16MHZ_CLKP2_16MHZ, CPU_24MHZ_CLKP2_24MHZ, CPU_32MHZ_CLKP2_32MHZ\r
+- make the selection for the individual devices also consider the selected Series\r
+- support 8 MHz crystal\r
+- add clock setting CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ\r
+- prohibit CPU_32MHZ_CLKP2_16MHZ, CPU_CLKP1_16MHZ_CLKP2_16MHZ for MB96F348H and MB96F348T according to functional limitation 16FXFL0014\r
+\r
+Revision 1.16  2007/02/07 12:38:10  phuene\r
+- support disabling the UART scanning in Internal Vector Mode\r
+- distinguish between Reset Vector and Boot Vector: the Boot Vector points to the start of the user application\r
+\r
+Revision 1.15  2007/02/07 09:00:19  phuene\r
+- add .SKIP instructions to occupy the whole ROM configuration block area\r
+\r
+Revision 1.14  2007/01/29 13:15:06  phuene\r
+- fix CPU_4MHZ_MAIN_CLKP2_4MHZ clock setting\r
+\r
+Revision 1.13  2007/01/03 10:40:14  phuene\r
+- change clock setting CPU_24MHZ_CLKP2_16MHZ to CPU_24MHZ_CLKP2_12MHZ; this allows for better performance of MB96F348H/T\r
+- use additional preprocessor statements to avoid checking for PLL ready twice in some cases\r
+\r
+Revision 1.12  2007/01/02 10:16:20  phuene\r
+- correct CLKP2 (CAN) clock for CPU_32MHZ and MB96F348H/T\r
+- correct CLKP2 (CAN) clock for CPU_24MHZ for all other devices than MB96F348H/T\r
+\r
+Revision 1.11  2006/12/28 10:49:52  phuene\r
+- corrected PLL setting for CPU_16MHZ for MB96348H, MB96348T\r
+\r
+Revision 1.10  2006/12/28 08:41:57  phuene\r
+- correct revision number at new location\r
+\r
+Revision 1.1  2006/12/28 07:20:01  phuene\r
+- new location in CVS\r
+\r
+Revision 1.9  2006/12/27 13:00:45  phuene\r
+- add support for ROM Mirror when using the Simulator\r
+- add support for 16FXFL0022, 16FXFL0023\r
+\r
+Revision 1.8  2006/12/11 16:43:37  phuene\r
+- fix typo\r
+\r
+Revision 1.7  2006/12/11 16:35:08  phuene\r
+- add setting for Clock Stabilization Times\r
+- modify clock settings:\r
+  - CLKP2 < 28 MHz\r
+  - remove clock settings using more wait cycles than absolutely required\r
+\r
+Revision 1.6  2006/11/03 13:38:45  phuene\r
+- modify clock settings to also set the Flash Memory Timing\r
+- add support for both parameter passing models\r
+\r
+Revision 1.5  2006/08/07 14:01:44  phuene\r
+- change default clock setting to PLLx4 for CLKS1, CLKS2\r
+- correct clock setting\r
+- disable Flash Security by default for Main Flash, Satellite Flash\r
+- disable availability of Satellite Flash by default\r
+\r
+Revision 0.1  2006/01/25 15:37:46  phu\r
+- initial version based on start.asm for MB90340 Series, version 3.8\r
+Revision 0.2  2006/07/14 15:37:46  phu\r
+- include PIER settings for External Bus operation\r
+Revision 0.3  2006/07/14 15:37:46  phu\r
+- add MB96350 Series\r
+- correct PIER settings for HRQ and RDY signals\r
+Revision 0.4  2006/08/07 15:35:35  phu\r
+- change default clock setting to PLLx4 for CLKS1, CLKS2\r
+- correct clock setting\r
+- disable Flash Security by default for Main Flash, Satellite Flash\r
+- disable availability of Satellite Flash by default\r
+*/\r
+;====================================================================\r
+\r
+;====================================================================\r
+; 4  Settings\r
+;====================================================================\r
+;\r
+; CHECK ALL OPTIONS WHETHER THEY FIT TO THE APPLICATION\r
+;\r
+; Configure this startup file in the "Settings" section. Search for\r
+; comments with leading "; <<<". This points to the items to be set.\r
+;====================================================================\r
+#set      OFF       0\r
+#set      ON        1\r
+\r
+;====================================================================\r
+; 4.1  Controller Series, Device\r
+;====================================================================\r
+\r
+#set      MB96320   0\r
+#set      MB96340   1\r
+#set      MB96350   2\r
+#set      MB96360   3\r
+#set      MB96380   4\r
+\r
+#set      SERIES    MB96340        ; <<< select Series\r
+\r
+\r
+; Only if SERIES = MB96340 was selected, please specify the device\r
+; according to the following selection\r
+; Note: Do not change order because of device number dependency in\r
+; 6.5 Clock settings and 6.18 Debug address specification!\r
+#set      MB96348HA  1\r
+#set      MB96348TA  2\r
+#set      MB96346RA  3\r
+#set      MB96346YA  4\r
+#set      MB96346AA  5\r
+#set      MB96347RA  6\r
+#set      MB96347YA  7\r
+#set      MB96347AA  8\r
+#set      MB96348RA  9\r
+#set      MB96348YA  10\r
+#set      MB96348AA  11\r
+#set      MB96346RB  12\r
+#set      MB96346AB  13\r
+#set      MB96346YB  14\r
+#set      MB96347RB  15\r
+#set      MB96347AB  16\r
+#set      MB96347YB  17\r
+#set      MB96348CA  18\r
+#set      MB96348HB  19\r
+#set      MB96348TB  20\r
+#set      MB96348RB  21\r
+#set      MB96348AB  22\r
+#set      MB96348YB  23\r
+#set      MB96348CC  24\r
+#set      MB96348HC  25\r
+#set      MB96348TC  26\r
+\r
+#set      DEVICE    MB96348HB      ; <<< select device if Series = MB96340\r
+\r
+;====================================================================\r
+; 4.2  C-language Memory model\r
+;====================================================================\r
+\r
+                                   ;      data      code   \r
+#set      SMALL     0              ;     16 Bit    16 Bit\r
+#set      MEDIUM    1              ;     16 Bit    24 Bit\r
+#set      COMPACT   2              ;     24 Bit    16 Bit\r
+#set      LARGE     3              ;     24 Bit    24 Bit\r
+#set      AUTOMODEL 4              ; works always, might occupy two\r
+                                   ; additional bytes\r
+\r
+\r
+#set      MEMMODEL  AUTOMODEL      ; <<< C-memory model\r
+\r
+; The selected memory model should be set in order to fit to the\r
+; model selected for the compiler. \r
+; Note, in this startup version AUTOMODEL will work for all\r
+; C-models. However, if the compiler is configured for SMALL or\r
+; COMPACT, two additional bytes on stack are occupied. If this is not\r
+; acceptable, the above setting should be set to the correct model.\r
+\r
+;====================================================================\r
+; 4.3  Function-Call Interface\r
+;====================================================================\r
+          #if __REG_PASS__\r
+            .REG_PASS\r
+          #endif\r
+\r
+; Above statement informs Assembler on compatibility of start-up code\r
+; to  Function Call Interface  as selected for the application. There\r
+; is nothing to configure.\r
+; The Function-Call Interface specifies the method of passing parame-\r
+; ter from function caller to callee.  The standard method of FCC907S\r
+; compiler  uses  "stack argument passing".  Alternatively,  language\r
+; tools can be configured for "register argument passing".\r
+; For details see the compiler manual.\r
+; This start-up file is compatible to both interfaces.\r
+\r
+;====================================================================\r
+; 4.4  Constant Data Handling\r
+;====================================================================\r
+\r
+#set      ROMCONST    0            ; works only with compiler ROMCONST\r
+#set      RAMCONST    1            ; works with BOTH compiler settings\r
+#set      AUTOCONST   RAMCONST     ; works with BOTH compiler settings\r
+                              \r
+#set      CONSTDATA   AUTOCONST    ; <<< set RAM/ROM/AUTOCONST\r
+\r
+; - AUTOCONST (default) is the same as RAMCONST\r
+; - RAMCONST/AUTOCONST should always work, even if compiler is set to\r
+;   ROMCONST. If compiler is set to ROMCONST and this startup file is\r
+;   set to RAMCONST or AUTOCONST, this startup file will generate an\r
+;   empty section CINIT in RAM. However, the code, which copies from \r
+;   CONST to CINIT will not have any effect, because size of section is 0.\r
+; - It is highly recommended to set the compiler to ROMCONST for \r
+;   single-chip mode or internal ROM+ext bus. The start-up file \r
+;   should be set to AUTOCONST.\r
+; - ROMCONST setting on systems with full external bus requires exter-\r
+;   nal address mapping.\r
+;   Single-chip can be emulated by the emulator debugger.\r
+;   ROM mirror can also be used with simulator.\r
+;\r
+; see also ROM MIRROR options \r
+\r
+;====================================================================\r
+; 4.5  Stack Type and Stack Size\r
+;====================================================================\r
+\r
+#set      USRSTACK      0       ; user stack: for main program\r
+#set      SYSSTACK      1       ; system stack: for main program and interrupts\r
+\r
+#set      STACKUSE  SYSSTACK    ; <<< set active stack\r
+\r
+#set      STACK_RESERVE  ON     ; <<< reserve stack area in this module\r
+#set      STACK_SYS_SIZE 1500   ; <<< byte size of System stack\r
+#set      STACK_USR_SIZE 2      ; <<< byte size of User stack \r
+\r
+#set      STACK_FILL    ON      ; <<< fills the stack area with pattern\r
+#set      STACK_PATTERN 0x55AA  ; <<< the pattern to write to stack\r
+\r
+; - If the active stack is set to SYSSTACK, it is used for main program\r
+;   and interrupts. In this case, the user stack can be set to a dummy\r
+;   size.\r
+;   If the active stack is set to user stack, it is used for the main\r
+;   program but the system stack is automatically activated, if an inter-\r
+;   rupt is serviced. Both stack areas must have a reasonable size.\r
+; - If STACK_RESERVE is ON, the sections USTACK and SSTACK are reserved \r
+;   in this module. Otherwise, they have to be reserved in other modules.\r
+;   If STACK_RESERVE is OFF, the size definitions STACK_SYS_SIZE and \r
+;   STACK_USR_SIZE have no meaning.\r
+; - Even if they are reserved in other modules, they are still initialised\r
+;   in this start-up file.\r
+; - Filling the stack with a pattern allows to dynamically check the stack \r
+;   area, which had already been used.\r
+;\r
+; - If only system stack is used and SSB is linked to a different bank\r
+;   than USB, make sure that all C-modules (which generate far pointers \r
+;   to stack data) have "#pragma SSB". Applies only to exclusive confi-\r
+;   gurations.\r
+; - Note, several library functions require quite a big stack (due to \r
+;   ANSI). Check the stack information files (*.stk) in the LIB\907\r
+;   directory.\r
+\r
+;====================================================================\r
+; 4.6  General Register Bank\r
+;====================================================================\r
+\r
+#set      REGBANK   0           ; <<< set default register bank\r
+\r
+; set the General Register Bank that is to be used after startup.\r
+; Usually, this is bank 0, which applies to address H'180..H'18F. Set\r
+; in the range from 0 to 31.\r
+; Note: All used register banks have to be reserved (linker options).\r
+\r
+#if REGBANK > 31 || REGBANK < 0\r
+#  error REGBANK setting out of range\r
+#endif\r
+\r
+;====================================================================\r
+; 4.7  Low-Level Library Interface\r
+;====================================================================\r
+\r
+#set      CLIBINIT  OFF         ; <<< select extended library usage\r
+\r
+; This option has only to be set, if stream-IO/standard-IO function of\r
+; the C-library have to be used (printf(), fopen()...). This also \r
+; requires low-level functions to be defined by the application \r
+; software.\r
+; For other library functions (like e.g. sprintf()) all this is not\r
+; necessary. However, several functions consume a large amount of stack.\r
+\r
+;====================================================================\r
+; 4.8  Clock Selection\r
+;====================================================================\r
+\r
+; The clock selection requires that a 4 MHz external clock is provided\r
+; as the Main Clock. If a different frequency is used, the Flash Memory\r
+; Timing settings must be checked!\r
+\r
+#set      CLOCKWAIT      ON     ; <<< wait for stabilized clock, if\r
+                                ;     Main Clock or PLL is used\r
+\r
+; The clock is set quite early. However, if CLOCKWAIT is ON, polling \r
+; for machine clock to be switched to Main Clock or PLL is done at \r
+; the end of this file. Therefore, the stabilization time is not \r
+; wasted. Main() will finally start at correct speed. Resources can \r
+; be used immediately.\r
+; Note: Some frequency settings (below) necessarily need a stabilized\r
+; PLL for final settings. In these cases, the CLOCKWAIT setting above \r
+; does not have any effect.\r
+;\r
+; This startup file version does not support subclock.\r
+\r
+#set      FREQ_4MHZ       D'4000000L\r
+#set      FREQ_8MHZ       D'8000000L\r
+\r
+#set      CRYSTAL         FREQ_4MHZ  ; <<< select external crystal frequency\r
+\r
+#set      CPU_4MHZ_MAIN_CLKP2_4MHZ            0x0004\r
+#set      CPU_4MHZ_PLL_CLKP2_4MHZ             0x0104\r
+#set      CPU_8MHZ_CLKP2_8MHZ                 0x0108\r
+#set      CPU_12MHZ_CLKP2_12MHZ               0x010C\r
+#set      CPU_16MHZ_CLKP2_16MHZ               0x0110\r
+#set      CPU_24MHZ_CLKP2_12MHZ               0x0118\r
+#set      CPU_32MHZ_CLKP2_16MHZ               0x0120\r
+#set      CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ   0x0220\r
+#set      CPU_48MHZ_CLKP2_16MHZ               0x0130\r
+#set      CPU_56MHZ_CLKP2_14MHZ               0x0138\r
+\r
+#set      CLOCK_SPEED     CPU_56MHZ_CLKP2_14MHZ              ; <<< set clock speeds\r
+\r
+; The peripheral clock CLKP1 is set to the same frequency than the CPU.\r
+; The peripheral clock CLKP2 has its setting. This is because it\r
+; feeds only the CAN controllers and Sound Generators. These do not\r
+; need high frequency clocks.\r
+\r
+;====================================================================\r
+; 4.9  Clock Stabilization Time\r
+;====================================================================\r
+\r
+#set      MC_2_10_CYCLES   0\r
+#set      MC_2_12_CYCLES   1\r
+#set      MC_2_13_CYCLES   2\r
+#set      MC_2_14_CYCLES   3\r
+#set      MC_2_15_CYCLES   4\r
+#set      MC_2_16_CYCLES   5\r
+#set      MC_2_17_CYCLES   6\r
+#set      MC_2_18_CYCLES   7\r
+\r
+#set      MC_STAB_TIME    MC_2_15_CYCLES  ; <<< select Main Clock Stabilization Time\r
+\r
+;====================================================================\r
+; 4.10 External Bus Interface\r
+;====================================================================\r
+\r
+#set      SINGLE_CHIP    0         ; all internal\r
+#set      INTROM_EXTBUS  1         ; mask ROM or FLASH memory used\r
+#set      EXTROM_EXTBUS  2         ; full external bus (INROM not used) \r
+\r
+#set      BUSMODE SINGLE_CHIP      ; <<< set bus mode (see mode pins)\r
+\r
+#set      MULTIPLEXED     0        ; \r
+#set      NON_MULTIPLEXED 1        ; only if supported by the device\r
+\r
+#set      ADDRESSMODE MULTIPLEXED  ; <<< set address-mode\r
+\r
+; Some devices support multiplexed and/or non-multiplexed Bus mode\r
+; please refer to the related datasheet/hardwaremanual\r
+\r
+\r
+; If BUSMODE is "SINGLE_CHIP", ignore remaining bus settings.\r
+\r
+; Select the used Chip Select areas\r
+#set      CHIP_SELECT0    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT1    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT2    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT3    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT4    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT5    OFF      ; <<< enable chip select area\r
+\r
+#set      HOLD_REQ           OFF   ; <<< select Hold function\r
+#set      EXT_READY          OFF   ; <<< select external Ready function\r
+#set      EXT_CLOCK_ENABLE   OFF   ; <<< select external bus clock output\r
+#set      EXT_CLOCK_INVERT   OFF   ; <<< select clock inversion\r
+#set      EXT_CLOCK_SUSPEND  OFF   ; <<< select if external clock is suspended when no transfer in progress\r
+\r
+; The external bus clock is derived from core clock CLKB. Select the divider for the external bus clock.\r
+\r
+#set      EXT_CLOCK_DIV1     0\r
+#set      EXT_CLOCK_DIV2     1\r
+#set      EXT_CLOCK_DIV4     2\r
+#set      EXT_CLOCK_DIV8     3\r
+#set      EXT_CLOCK_DIV16    4\r
+#set      EXT_CLOCK_DIV32    5\r
+#set      EXT_CLOCK_DIV64    6\r
+#set      EXT_CLOCK_DIV128   7\r
+\r
+#set      EXT_CLOCK_DIVISION  EXT_CLOCK_DIV1 ; <<< select clock divider\r
+\r
+#set      ADDR_PINS_23_16    B'00000000     ; <<< select used address lines \r
+                                            ;     A23..A16 to be output.\r
+#set      ADDR_PINS_15_8     B'00000000     ; <<< select used address lines \r
+                                            ;     A15..A8 to be output.\r
+#set      ADDR_PINS_7_0      B'00000000     ; <<< select used address lines \r
+                                            ;     A7..A0 to be output.\r
+\r
+#set      LOW_BYTE_SIGNAL    OFF   ; select low byte signal LBX\r
+#set      HIGH_BYTE_SIGNAL   OFF   ; select high byte signal UBX\r
+#set      LOW_WRITE_STROBE   OFF   ; select write strobe signal WRLX/WRX\r
+#set      HIGH_WRITE_STROBE  OFF   ; select write strobe signal WRHX\r
+#set      READ_STROBE        OFF   ; select read strobe signal RDX\r
+#set      ADDRESS_STROBE     OFF   ; select address strobe signal ALE/ASX\r
+#set      ADDRESS_STROBE_LVL OFF   ; select address strobe function: OFF - active low; ON - active high\r
+\r
+\r
+#set      CS0_CONFIG  B'0000000000000000    ; <<< select Chip Select Area 0 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- ignored\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS1_CONFIG  B'0000000000000000    ; <<< select Chip Select Area 1 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- ignored\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS2_CONFIG  B'0000011000000000    ; <<< select Chip Select Area 2 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- External area size (0: 64kB, 1: 128kB, 2: 256kB, 3: 512kB, 4: 1MB, 5: 2MB, 6: 4MB, 7: 8MB)\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS3_CONFIG  B'0000011000000000    ; <<< select Chip Select Area 3 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- External area size (0: 64kB, 1: 128kB, 2: 256kB, 3: 512kB, 4: 1MB, 5: 2MB, 6: 4MB, 7: 8MB)\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS4_CONFIG  B'0000011000000000    ; <<< select Chip Select Area 4 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- External area size (0: 64kB, 1: 128kB, 2: 256kB, 3: 512kB, 4: 1MB, 5: 2MB, 6: 4MB, 7: 8MB)\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS5_CONFIG  B'0000011000000000    ; <<< select Chip Select Area 5 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- External area size (0: 64kB, 1: 128kB, 2: 256kB, 3: 512kB, 4: 1MB, 5: 2MB, 6: 4MB, 7: 8MB)\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+\r
+#set      CS2_START  0x00       ; select start bank of chip select area; valid values: 0x00..0xFF\r
+#set      CS3_START  0x40       ; select start bank of chip select area; valid values: 0x00..0xFF\r
+#set      CS4_START  0x80       ; select start bank of chip select area; valid values: 0x00..0xFF\r
+#set      CS5_START  0xC0       ; select start bank of chip select area; valid values: 0x00..0xFF\r
+\r
+\r
+;====================================================================\r
+; 4.11 ROM Mirror configuration\r
+;====================================================================\r
+\r
+#set      MIRROR_8KB    0\r
+#set      MIRROR_16KB   1\r
+#set      MIRROR_24KB   2\r
+#set      MIRROR_32KB   3\r
+\r
+#set      ROMMIRROR     ON          ; <<< ROM mirror function ON/OFF\r
+#set      MIRROR_BANK   0xF         ; <<< ROM Mirror bank, allowed entries: 0x0..0xF for the banks 0xF0..0xFF\r
+#set      MIRROR_SIZE   MIRROR_32KB ; <<< ROM Mirror size\r
+\r
+; One can select which ROM area to mirror into the upper half of bank 00.\r
+; If ROMMIRROR = OFF is selected, the address range 0x008000..0x00FFFF\r
+; shows the contents of the respective area of bank 1: 0x018000..0x01FFFF.\r
+; If ROMMIRROR = ON is selected, the memory bank to mirror can be selected.\r
+; Available banks are 0xF0 to 0xFF. Furthermore, the ROM Mirror area size can\r
+; be selected. 4 sizes are available: 8 kB, 16 kB, 24 kB, or 32 kB. The ROM Mirror\r
+; from the highest address of the selected bank downwards, e.g. if bank 0xFF and\r
+; mirror size 24 kB is selected, the memory range 0xFFA000..0xFFFFFF is mirrored\r
+; to address range 0x00A000..0x00FFFF. The memory area not selected for\r
+; ROM Mirror is still mirrored from bank 0x01.\r
+; This is necessary to get the compiler ROMCONST option working. This is intended\r
+; to increase performance, if a lot of dynamic data have to be accessed.\r
+; In SMALL and MEDIUM model these data can be accessed within bank 0,\r
+; which allows to use near addressing. Please make sure to have the linker \r
+; setting adjusted accordingly!\r
+\r
+\r
+;====================================================================\r
+; 4.12 Flash Security\r
+;====================================================================\r
+\r
+#set      MAIN_SECURITY_ENABLE       OFF ; <<< enable Flash Security for Main Flash\r
+#set      SATELLITE_FLASH            OFF ; <<< select if Satellite Flash is available\r
+#set      SATELLITE_SECURITY_ENABLE  OFF ; <<< enable Flash Security for Satellite Flash\r
+\r
+; set the Flash Security unlock key (16 bytes)\r
+; all 0: unlock not possible\r
+#set      MAIN_UNLOCK_0              0x00\r
+#set      MAIN_UNLOCK_1              0x00\r
+#set      MAIN_UNLOCK_2              0x00\r
+#set      MAIN_UNLOCK_3              0x00\r
+#set      MAIN_UNLOCK_4              0x00\r
+#set      MAIN_UNLOCK_5              0x00\r
+#set      MAIN_UNLOCK_6              0x00\r
+#set      MAIN_UNLOCK_7              0x00\r
+#set      MAIN_UNLOCK_8              0x00\r
+#set      MAIN_UNLOCK_9              0x00\r
+#set      MAIN_UNLOCK_10             0x00\r
+#set      MAIN_UNLOCK_11             0x00\r
+#set      MAIN_UNLOCK_12             0x00\r
+#set      MAIN_UNLOCK_13             0x00\r
+#set      MAIN_UNLOCK_14             0x00\r
+#set      MAIN_UNLOCK_15             0x00\r
+\r
+#set      SATELLITE_UNLOCK_0         0x00\r
+#set      SATELLITE_UNLOCK_1         0x00\r
+#set      SATELLITE_UNLOCK_2         0x00\r
+#set      SATELLITE_UNLOCK_3         0x00\r
+#set      SATELLITE_UNLOCK_4         0x00\r
+#set      SATELLITE_UNLOCK_5         0x00\r
+#set      SATELLITE_UNLOCK_6         0x00\r
+#set      SATELLITE_UNLOCK_7         0x00\r
+#set      SATELLITE_UNLOCK_8         0x00\r
+#set      SATELLITE_UNLOCK_9         0x00\r
+#set      SATELLITE_UNLOCK_10        0x00\r
+#set      SATELLITE_UNLOCK_11        0x00\r
+#set      SATELLITE_UNLOCK_12        0x00\r
+#set      SATELLITE_UNLOCK_13        0x00\r
+#set      SATELLITE_UNLOCK_14        0x00\r
+#set      SATELLITE_UNLOCK_15        0x00\r
+\r
+\r
+;====================================================================\r
+; 4.13  Flash Write Protection\r
+;====================================================================\r
+\r
+#set      MAIN_FLASH_WRITE_PROTECT        OFF       ; <<< select Flash write protection\r
+#set      PROTECT_SECTOR_SA0              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA1              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA2              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA3              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA32             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA33             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA34             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA35             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA36             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA37             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA38             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA39             OFF       ; <<< select individual sector to protect\r
+\r
+#set      SATELLITE_FLASH_WRITE_PROTECT   OFF       ; <<< select Flash write protection\r
+#set      PROTECT_SECTOR_SB0              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SB1              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SB2              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SB3              OFF       ; <<< select individual sector to protect\r
+\r
+\r
+;====================================================================\r
+; 4.14  Boot Vector\r
+;====================================================================\r
+\r
+#set      BOOT_VECTOR_TABLE  1              ; enable boot vector\r
+#set      BOOT_VECTOR_FIXED  2              ; enable boot vector\r
+\r
+#set      BOOT_VECTOR   BOOT_VECTOR_TABLE   ; <<< select type of boot vector\r
+\r
+; If boot vector generation is enabled (BOOT_VECTOR_TABLE, BOOT_VECTOR_FIXED),\r
+; appropriate code is generated. If it is disabled (OFF), start-up file does\r
+; not care about.\r
+;\r
+;   BOOT_VECTOR_TABLE: - Create table entry at address oxFFFFDC.\r
+;                      - Any start address can be set and start-up file will\r
+;                        set address of this start code.\r
+;   BOOT_VECTOR_FIXED: - Instead of table entry, a special marker is set in\r
+;                        ROM Configuration Block, which enables the fixed\r
+;                        start address 0xDF0080. This is prefered setting \r
+;                        for user boot loaders.\r
+;                 OFF: - Do not set table entry and marker. This might be used\r
+;                        for application to be loaded by boot loader.\r
+;\r
+; Note\r
+; BOOT_VECTOR_TABLE setting can also be used, if all other interrupt vectors\r
+; are specified via "pragma intvect". Only if interrupts 0..7 are specified\r
+; via "pragma intvect", these will conflict with the vector in this module.\r
+; The reason is the INTVECT section, which includes the whole area from the\r
+; lowest to the highest specified vector.\r
+\r
+#if BOOT_VECTOR == BOOT_VECTOR_TABLE\r
+          .SECTION        RESVECT, CONST, LOCATE=H'FFFFDC\r
+          .DATA.E _start\r
+          .SECTION        BOOT_SELECT, CONST, LOCATE=H'DF0030\r
+          .DATA.L 0xFFFFFFFF\r
+          \r
+#else\r
+#  if BOOT_VECTOR == BOOT_VECTOR_FIXED\r
+          .SECTION        BOOT_SELECT, CONST, LOCATE=H'DF0030\r
+          .DATA.L 0x292D3A7B        ; Magic Word\r
+#  else\r
+          .SECTION        BOOT_SELECT, CONST, LOCATE=H'DF0030\r
+          .SKIP   4\r
+#  endif\r
+#endif\r
+\r
+;====================================================================\r
+; 4.15  UART scanning\r
+;====================================================================\r
+\r
+#set      UART_SCANNING   OFF        ; <<< enable UART scanning in\r
+                                     ;     Internal Vector Mode\r
+;\r
+; By default, the MCU scans in Internal Vector Mode for a UART \r
+; communication after reset. This enables to establish a serial \r
+; communication without switching to Serial Communication Mode.\r
+; For the final aplpication, sset this switch to OFF to achieve the \r
+; fastest start-up time.\r
+\r
+#if UART_SCANNING == ON\r
+          .SECTION        UART_SCAN_SELECT, CONST, LOCATE=H'DF0034\r
+          .DATA.L 0xFFFFFFFF\r
+#else          \r
+          .SECTION        UART_SCAN_SELECT, CONST, LOCATE=H'DF0034\r
+          .DATA.L 0x292D3A7B\r
+#endif\r
+          .SKIP   0x08\r
+\r
+\r
+;====================================================================\r
+; 4.16  Enable RAMCODE Copying\r
+;====================================================================\r
+\r
+#set      COPY_RAMCODE      OFF     ; <<< enable RAMCODE section to\r
+                                    ; be copied from ROM to RAM\r
+\r
+; To get this option properly working the code to be executed has to\r
+; be linked to section RAMCODE (e.g. by #pragma section). The section\r
+; RAMCODE has be located in RAM and the section @RAMCODE has to be\r
+; located at a fixed address in ROM by linker settings.\r
+\r
+;====================================================================\r
+; 4.17  Enable information stamp in ROM\r
+;====================================================================\r
+\r
+#set      VERSION_STAMP     OFF     ; <<< enable version number in\r
+                                    ; separated section\r
+\r
+\r
+#if VERSION_STAMP == ON\r
+          .SECTION  VERSIONS, CONST ; change name, if necessary\r
+          .SDATA    "Start ", VERSION, "\n\0" \r
+#endif\r
+\r
+;====================================================================\r
+; 4.18  Enable Background Debugging Mode\r
+;====================================================================\r
+\r
+#set      BACKGROUND_DEBUGGING  OFF ; <<< enable Background Debugging\r
+                                    ; mode\r
+\r
+#set      BDM_CONFIGURATION  B'0000000000010000  ; <<< set BDM configuration\r
+;                                    ||||||||++--- BdmUART\r
+;                                    ||||||||      (0: A, 1: B, 2: C, 3: D)\r
+;                                    ||||||++----- BdmSynchMode\r
+;                                    ||||||        (0: Async., 1: Sync.\r
+;                                    ||||||        2: BdmKLine, 3: res.)\r
+;                                    |||||+------- BdmAutoStart\r
+;                                    ||||+-------- BdmExtBreakpointCfg\r
+;                                    |||+--------- BdmKeepRClock\r
+;                                    ||+---------- BdmCaliRClock\r
+;                                    |+----------- BdmKeepBCD\r
+;                                    +------------ BdmUserKernel\r
+\r
+#set      BDM_BAUDRATE    115200   ; <<< set Baudrate in Bits/s for BDM\r
+\r
+#set      BDM_EXT_CONFIG  0xFFFFFF ; <<< set external Config/Kernel\r
+\r
+#set      BDM_WD_PATTERN  0x00     ; <<< set watchdog pattern\r
+\r
+#set      BDM_PFCS0       0x0000   ; <<< set default breakpoint\r
+#set      BDM_PFCS1       0x0000   ; configurations \r
+#set      BDM_PFCS2       0x0000\r
+#set      BDM_PFCS3       0x0000\r
+\r
+#set      BDM_PFA0        0xFFFFFF ; <<< set address\r
+#set      BDM_PFA1        0xFFFFFF ; configurations\r
+#set      BDM_PFA2        0xFFFFFF\r
+#set      BDM_PFA3        0xFFFFFF\r
+#set      BDM_PFA4        0xFFFFFF\r
+#set      BDM_PFA5        0xFFFFFF\r
+#set      BDM_PFA6        0xFFFFFF\r
+#set      BDM_PFA7        0xFFFFFF\r
+\r
+#set      BDM_PFD0        0xFFFFFF ; <<< set patch data \r
+#set      BDM_PFD1        0xFFFFFF ; configurations\r
+#set      BDM_PFD2        0xFFFFFF\r
+#set      BDM_PFD3        0xFFFFFF\r
+#set      BDM_PFD4        0xFFFFFF\r
+#set      BDM_PFD5        0xFFFFFF\r
+#set      BDM_PFD6        0xFFFFFF\r
+#set      BDM_PFD7        0xFFFFFF\r
+\r
+\r
+; <<< END OF SETTINGS >>>\r
+\r
+;====================================================================\r
+; 5  Section and Data Declaration\r
+;====================================================================\r
+\r
+;====================================================================\r
+; 5.1  Several fixed addresses (fixed for MB963xx controllers)\r
+;====================================================================\r
+\r
+MFMCS      .EQU      0x03F1          ; Main Flash Memory configuration register\r
+MFMTC      .EQU      0x03F2          ; Main Flash Memory timing register\r
+SFMCS      .EQU      0x03F5          ; Satellite Flash Memory configuration register\r
+SFMTC      .EQU      0x03F6          ; Satellite Flash Memory timing register\r
+ROMM       .EQU      0x03AE          ; ROM mirror control register\r
+CKSR       .EQU      0x0401          ; Clock select control register\r
+CKSSR      .EQU      0x0402          ; Clock stabilization select register\r
+CKMR       .EQU      0x0403          ; Clock monitor register\r
+CKFCR      .EQU      0x0404          ; Clock frequency control register\r
+PLLCR      .EQU      0x0406          ; PLL control register\r
+VRCR       .EQU      0x042C          ; Voltage Regulator Control register\r
+#if BUSMODE != SINGLE_CHIP           ; only for devices with external bus\r
+PIER00     .EQU      0x0444\r
+PIER01     .EQU      0x0445\r
+PIER02     .EQU      0x0446\r
+PIER03     .EQU      0x0447\r
+PIER12     .EQU      0x0450\r
+EACL0      .EQU      0x06E0\r
+EACH0      .EQU      0x06E1\r
+EACL1      .EQU      0x06E2\r
+EACH1      .EQU      0x06E3\r
+EACL2      .EQU      0x06E4\r
+EACH2      .EQU      0x06E5\r
+EACL3      .EQU      0x06E6\r
+EACH3      .EQU      0x06E7\r
+EACL4      .EQU      0x06E8\r
+EACH4      .EQU      0x06E9\r
+EACL5      .EQU      0x06EA\r
+EACH5      .EQU      0x06EB\r
+EAS2       .EQU      0x06EC\r
+EAS3       .EQU      0x06ED\r
+EAS4       .EQU      0x06EE\r
+EAS5       .EQU      0x06EF\r
+EBM        .EQU      0x06F0\r
+EBCF       .EQU      0x06F1\r
+EBAE0      .EQU      0x06F2\r
+EBAE1      .EQU      0x06F3\r
+EBAE2      .EQU      0x06F4\r
+EBCS       .EQU      0x06F5\r
+#endif ; BUSMODE != SINGLE_CHIP\r
+\r
+;====================================================================\r
+; 5.2  Declaration of __near addressed data sections\r
+;====================================================================\r
+\r
+; sections to be cleared\r
+          .SECTION  DATA,      DATA,   ALIGN=2  ; zero clear area\r
+          .SECTION  DATA2,     DATA,   ALIGN=2  ; zero clear area\r
+          .SECTION  DIRDATA,   DIR,    ALIGN=2  ; zero clear direct\r
+          .SECTION  LIBDATA,   DATA,   ALIGN=2  ; zero clear lib area\r
+\r
+; sections to be initialised with start-up values\r
+          .SECTION  INIT,      DATA,   ALIGN=2  ; initialised area\r
+          .SECTION  INIT2,     DATA,   ALIGN=2  ; initialised area\r
+          .SECTION  DIRINIT,   DIR,    ALIGN=2  ; initialised dir\r
+          .SECTION  LIBINIT,   DATA,   ALIGN=2  ; initialised lib area\r
+#if CONSTDATA == RAMCONST\r
+          .SECTION  CINIT,     DATA,   ALIGN=2  ; initialised const\r
+          .SECTION  CINIT2,    DATA,   ALIGN=2  ; initialised const\r
+#endif\r
+\r
+; sections containing start-up values for initialised sections above\r
+          .SECTION  DCONST,    CONST,  ALIGN=2  ; DINIT initialisers\r
+          .SECTION  DIRCONST, DIRCONST,ALIGN=2  ; DIRINIT initialisers\r
+          .SECTION  LIBDCONST, CONST,  ALIGN=2  ; LIBDCONST init val\r
+\r
+          ; following section is either copied to CINIT (RAMCONST) or\r
+          ; mapped by ROM-mirror function (ROMCONST)\r
+          .SECTION  CONST,     CONST,  ALIGN=2  ; CINIT initialisers\r
+          .SECTION  CONST2,    CONST,  ALIGN=2  ; CINIT initialisers\r
+\r
+;====================================================================\r
+; 5.3  Declaration of RAMCODE section and labels\r
+;====================================================================\r
+\r
+#if COPY_RAMCODE == ON\r
+          .SECTION  RAMCODE,   CODE,  ALIGN=1  \r
+          .IMPORT _RAM_RAMCODE                  ; provided by linker\r
+          .IMPORT _ROM_RAMCODE                  ; provided by linker\r
+#endif\r
+\r
+\r
+;====================================================================\r
+; 5.4  Declaration of sections containing other sections description\r
+;====================================================================\r
+\r
+; DCLEAR contains start address and size of all sections to be cleared\r
+; DTRANS contains source and destination address and size of all \r
+; sections to be initialised with start-up values\r
+; The compiler automatically adds a descriptor for each __far addressed\r
+; data section to DCLEAR or DTRANS. These __far sections are separated \r
+; for each C-module.\r
+\r
+; In addition the start-up file adds the descriptors of the previously\r
+; declared __near section here. This way the same code in the start-up\r
+; file can be used for initialising all sections.\r
+\r
+   .SECTION  DCLEAR,    CONST,  ALIGN=2  ; zero clear table\r
+   ;    Address         Bank            Size\r
+   .DATA.H DATA,    BNKSEC DATA,    SIZEOF(DATA   )\r
+   .DATA.H DIRDATA, BNKSEC DIRDATA, SIZEOF(DIRDATA)\r
+   .DATA.H LIBDATA, BNKSEC LIBDATA, SIZEOF(LIBDATA)\r
+\r
+   .SECTION  DTRANS,    CONST,  ALIGN=2  ; copy table\r
+   ;    Address         Bank               Address     Bank          Size\r
+   .DATA.H DCONST,   BNKSEC DCONST,   INIT,   BNKSEC INIT,   SIZEOF INIT   \r
+   .DATA.H DIRCONST, BNKSEC DIRCONST, DIRINIT,BNKSEC DIRINIT,SIZEOF DIRINIT\r
+   .DATA.H LIBDCONST,BNKSEC LIBDCONST,LIBINIT,BNKSEC LIBINIT,SIZEOF LIBINIT\r
+\r
+#if CONSTDATA == RAMCONST\r
+   .DATA.H CONST,    BNKSEC CONST,    CINIT,  BNKSEC CINIT,  SIZEOF CINIT  \r
+   .DATA.H CONST2,   BNKSEC CONST,    CINIT2, BNKSEC CINIT2, SIZEOF CINIT2\r
+#endif\r
+\r
+#if COPY_RAMCODE == ON\r
+   .DATA.L _ROM_RAMCODE, _RAM_RAMCODE\r
+   .DATA.H SIZEOF RAMCODE\r
+#endif\r
+\r
+;====================================================================\r
+; 5.5  Stack area and stack top definition/declaration\r
+;====================================================================\r
+#if STACK_RESERVE == ON\r
+            .SECTION  SSTACK, STACK, ALIGN=2\r
+\r
+            .EXPORT __systemstack, __systemstack_top\r
+__systemstack:\r
+            .RES.B    (STACK_SYS_SIZE + 1) & 0xFFFE\r
+__systemstack_top:\r
+SSTACK_TOP:\r
+\r
+            .SECTION  USTACK, STACK, ALIGN=2\r
+\r
+            .EXPORT __userstack, __userstack_top\r
+__userstack:\r
+            .RES.B    (STACK_USR_SIZE + 1) & 0xFFFE\r
+__userstack_top:\r
+USTACK_TOP:\r
+\r
+#else\r
+            .SECTION  SSTACK, STACK, ALIGN=2\r
+            .SECTION  USTACK, STACK, ALIGN=2\r
+\r
+            .IMPORT __systemstack, __systemstack_top\r
+            .IMPORT __userstack, __userstack_top\r
+#endif\r
+\r
+;====================================================================\r
+; 5.6  Direct page register dummy label definition\r
+;====================================================================\r
+\r
+          .SECTION  DIRDATA  ; zero clear direct\r
+DIRDATA_S:                                      ; label for DPR init       \r
+\r
+; This label is used to get the page of the __direct data.\r
+; Depending on the linkage order of this startup file the label is\r
+; placed anywhere within the __direct data page. However, the\r
+; statement "PAGE (DIRDATA_S)" is processed. Therefore, the lower \r
+; 8 Bit of the address of DIRDATA_S are not relevant and this feature \r
+; becomes linkage order independent. \r
+; Note, the linker settings have to make sure that all __direct\r
+; data are located within the same physical page (256 Byte block).\r
+\r
+;====================================================================\r
+; 6  Start-Up Code\r
+;====================================================================\r
+\r
+;====================================================================\r
+; 6.1  Import external symbols\r
+;====================================================================\r
+\r
+          .IMPORT   _main                    ; user code entrance\r
+#if CLIBINIT == ON\r
+          .IMPORT   __stream_init\r
+          .IMPORT   _exit\r
+          .EXPORT   __exit\r
+#endif          \r
+          .EXPORT   _start\r
+\r
+;====================================================================\r
+;   ___  _____   __    ___  _____\r
+;  /       |    /  \  |   \   |                  \r
+;  \___    |   |    | |___/   |   \r
+;      \   |   |----| |  \    |   \r
+;   ___/   |   |    | |   \   |      Begin of actual code section\r
+;====================================================================\r
+          .SECTION  CODE_START, CODE, ALIGN=1\r
+\r
+;====================================================================\r
+; 6.2  Program start (the reset vector should point here)\r
+;====================================================================\r
+_start:\r
+          NOP  ; This NOP is only for debugging. On debugger the IP\r
+               ; (instruction pointer) should point here after reset\r
+\r
+;====================================================================\r
+; 6.3  "NOT RESET YET" WARNING\r
+;====================================================================\r
+notresetyet:\r
+          NOP  ; read hint below!!!!!!!\r
+; If the debugger stays at this NOP after download, the controller has\r
+; not been reset yet. In order to reset all hardware registers it is\r
+; highly recommended to reset the controller.\r
+; However, if no reset vector has been defined on purpose, this start\r
+; address can also be used.\r
+; This mechanism is using the .END instruction at the end of this mo-\r
+; dule. It is not necessary for controller operation but improves \r
+; security during debugging (mainly emulator debugger).\r
+; If the debugger stays here after a single step from label "_start"\r
+; to label "notresetyet", this note can be ignored.\r
+\r
+;====================================================================\r
+; 6.4  Initialisation of processor status\r
+;====================================================================\r
+          AND  CCR, #0x80          ; disable interrupts\r
+          MOV  ILM,#7              ; set interrupt level mask to ALL\r
+          MOV  RP,#REGBANK         ; set register bank pointer \r
+\r
+;====================================================================\r
+; 6.5  Set clock ratio (ignore subclock)\r
+;====================================================================\r
+          MOVN A, #0               ; set bank 0 in DTB for the case that\r
+          MOV  DTB, A              ; start-up code was not jumped by reset\r
+                 \r
+          MOV  CKSSR, #(0xF8 | MC_STAB_TIME)  ; set clock stabilization time\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ)\r
+          MOV  CKSR,  #0xB5\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ)\r
+          CLRB MFMCS:4\r
+          CLRB MFMCS:5\r
+          CLRB SFMCS:4\r
+          CLRB SFMCS:5\r
+          MOVW CKFCR, #0x1111\r
+          MOV  CKSR,  #0xB5\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x00E0\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x00A1\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0060\r
+          CLRB MFMCS:4\r
+          CLRB MFMCS:5\r
+          CLRB SFMCS:4\r
+          CLRB SFMCS:5\r
+          MOVW CKFCR, #0x1111\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0060\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x00A1\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0043\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0060\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0081\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0062\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0025\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0082\r
+          CLRB MFMCS:4\r
+          CLRB MFMCS:5\r
+          CLRB SFMCS:4\r
+          CLRB SFMCS:5\r
+          MOVW CKFCR, #0x1111\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0082\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0043\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0027\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2279\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2279\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0081\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0003\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2279\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2279\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0025\r
+          MOVW CKFCR, #0x1001\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x000B\r
+          MOVW CKFCR, #0x3111\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)\r
+                                       \r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0082\r
+          MOVW CKFCR, #0x1001\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0005\r
+          MOVW CKFCR, #0x3111\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)\r
+                                       \r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+#    error Setting prohibited due to 16FXFL0014\r
+#  else\r
+          MOVW PLLCR, #0x000F\r
+          MOVW CKFCR, #0x3111\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ)\r
+                                       \r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+#    error Setting prohibited due to 16FXFL0014\r
+#  else\r
+          MOVW PLLCR, #0x0007\r
+          MOVW CKFCR, #0x3111\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+#    error Setting prohibited due to 16FXFL0014\r
+#  else\r
+          MOVW PLLCR, #0x000F\r
+          MOVW CKFCR, #0x3311\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+#    error Setting prohibited due to 16FXFL0014\r
+#  else\r
+          MOVW PLLCR, #0x0007\r
+          MOVW CKFCR, #0x3311\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ)\r
+          MOVW PLLCR, #0x000B\r
+          MOVW CKFCR, #0x2001\r
+          MOVW MFMTC, #0x223A\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x223A\r
+#  endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ)\r
+          MOVW PLLCR, #0x0005\r
+          MOVW CKFCR, #0x2001\r
+          MOVW MFMTC, #0x223A\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x223A\r
+#  endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ)\r
+          MOVW PLLCR, #0x000D\r
+          MOVW CKFCR, #0x3001\r
+          MOVW MFMTC, #0x4B3B\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4B3B\r
+#  endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ)\r
+       \r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ)\r
+          MOVW PLLCR, #0x0006\r
+          MOVW CKFCR, #0x3001\r
+          MOVW MFMTC, #0x4B3B\r
+          MOV  MFMCS, #0x70\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4B3B\r
+          MOV  SFMCS, #0x70\r
+#  endif ; SATELLITE_FLASH == ON\r
+          MOV  VRCR,  #0xF6\r
+          MOV  CKSR,  #0xFA\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ)\r
+\r
+\r
+;====================================================================\r
+; 6.6  Set external bus configuaration\r
+;====================================================================\r
+\r
+#if BUSMODE != SINGLE_CHIP         ; ext bus used\r
+           MOV  EBCF, #((HOLD_REQ << 7) | (EXT_READY << 6) | (EXT_CLOCK_ENABLE << 5) | (EXT_CLOCK_INVERT << 4) | (EXT_CLOCK_SUSPEND << 3) | EXT_CLOCK_DIVISION)\r
+           MOV  EBAE0,#ADDR_PINS_7_0\r
+           MOV  EBAE1,#ADDR_PINS_15_8\r
+           MOV  EBAE2,#ADDR_PINS_23_16\r
+           MOV  EBCS, #((ADDRESS_STROBE_LVL << 6) | (ADDRESS_STROBE << 5) | (READ_STROBE << 4) | (HIGH_WRITE_STROBE << 3) | (LOW_WRITE_STROBE << 2) | (HIGH_BYTE_SIGNAL << 1) | LOW_BYTE_SIGNAL)\r
+           MOVW EACL0,#CS0_CONFIG\r
+           MOVW EACL1,#CS1_CONFIG\r
+           MOVW EACL2,#CS2_CONFIG\r
+           MOVW EACL3,#CS3_CONFIG\r
+           MOVW EACL4,#CS4_CONFIG\r
+           MOVW EACL5,#CS5_CONFIG\r
+           MOV  EAS2, #CS2_START\r
+           MOV  EAS3, #CS3_START\r
+           MOV  EAS4, #CS4_START\r
+           MOV  EAS5, #CS5_START\r
+           MOV  EBM,  #((ADDRESSMODE << 7) | ((BUSMODE-1) << 6) | (CHIP_SELECT5 << 5) | (CHIP_SELECT4 << 4) | (CHIP_SELECT3 << 3) | (CHIP_SELECT2 << 2) | (CHIP_SELECT1 << 1) | CHIP_SELECT0) ; set address mode, ROM access\r
+\r
+#  if SERIES == MB96320 || SERIES == MB96340 || SERIES == MB96350\r
+           MOV  PIER00,#0xFF\r
+#    if (CS0_CONFIG & 0x0080) == 0 || (CS1_CONFIG & 0x0080) == 0 || (CS2_CONFIG & 0x0080) == 0 || (CS3_CONFIG & 0x0080) == 0 || (CS4_CONFIG & 0x0080) == 0 || (CS5_CONFIG & 0x0080) == 0\r
+           MOV  PIER01,#0xFF\r
+#    endif\r
+#    if HOLD_REQ == ON\r
+           SETB PIER03:4\r
+#    endif\r
+#    if EXT_READY == ON\r
+           SETB PIER03:6\r
+#    endif\r
+#  else if SERIES == MB96380\r
+           MOV  PIER01,#0xFF\r
+#    if (CS0_CONFIG & 0x0080) == 0 || (CS1_CONFIG & 0x0080) == 0 || (CS2_CONFIG & 0x0080) == 0 || (CS3_CONFIG & 0x0080) == 0 || (CS4_CONFIG & 0x0080) == 0 || (CS5_CONFIG & 0x0080) == 0\r
+           MOV  PIER02,#0xFF\r
+#    endif\r
+#    if HOLD_REQ == ON\r
+           SETB PIER12:7\r
+#    endif\r
+#    if EXT_READY == ON\r
+           SETB PIER00:2\r
+#    endif\r
+#  endif\r
+\r
+#endif \r
+\r
+#if BUSMODE == INTROM_EXTBUS     ; EXTBUS and INTROM/EXTROM\r
+#  if ROMMIRROR == OFF && CONSTDATA == ROMCONST\r
+#    error Mirror function must be ON to mirror internal ROM\r
+#  endif\r
+#endif\r
+\r
+ROMM_CONFIG    .EQU     ((MIRROR_BANK << 4) | (MIRROR_SIZE << 1) | (ROMMIRROR))\r
+           MOV  ROMM, #ROMM_CONFIG\r
+\r
+\r
+;====================================================================\r
+; 6.7  Prepare stacks and set the default stack type\r
+;====================================================================\r
+\r
+          AND  CCR,#H'DF            ; clear system stack flag\r
+          MOVL A, #(__userstack_top) & ~1   \r
+          MOVW SP,A                 ; load offset of stack top to pointer\r
+          SWAPW                     ; swap higher word to AL\r
+          MOV  USB, A               ; set bank\r
+\r
+#if STACK_FILL == ON                ; preset the stack\r
+          MOV  ADB, A\r
+          MOVW A, #USTACK           ; load start stack address to AL\r
+          MOVW A, #STACK_PATTERN    ; AL -> AH, pattern in AL\r
+          MOVW RW0, #SIZEOF(USTACK) / 2 ; get byte count\r
+          FILSWI    ADB             ; write pattern to stack\r
+#endif\r
+\r
+          OR   CCR,#H'20            ; set System stack flag\r
+          MOVL A, #(__systemstack_top) & ~1   \r
+          MOVW SP,A                 ; load offset of stack top to pointer\r
+          SWAPW                     ; swap higher word to AL\r
+          MOV  SSB, A               ; set bank\r
+\r
+#if STACK_FILL == ON                ; preset the stack\r
+          MOV  ADB, A\r
+          MOVW A, #SSTACK           ; load start stack address to AL\r
+          MOVW A, #STACK_PATTERN    ; AL -> AH, pattern in AL\r
+          MOVW RW0, #SIZEOF(SSTACK) / 2; get byte count\r
+          FILSWI    ADB             ; write pattern to stack\r
+#endif\r
+\r
+#if STACKUSE == USRSTACK\r
+          AND  CCR,#H'DF            ; clear system stack flag\r
+#endif\r
+\r
+\r
+;   The following macro is needed because of the AUTOMODEL option. If the\r
+;   model is not known while assembling the module, one has to expect \r
+;   completion of streaminit() by RET or RETP. Because RET removes 2 bytes\r
+;   from stack and RETP removes 4 bytes from stack, SP is reloaded.\r
+\r
+#  macro RELOAD_SP\r
+\r
+#if STACKUSE == USRSTACK\r
+          MOVW A, #(__userstack_top) & ~1\r
+#else \r
+          MOVW A, #(__systemstack_top) & ~1\r
+#endif\r
+          MOVW SP,A                         \r
+#  endm\r
+\r
+\r
+;====================================================================\r
+; 6.8  Copy initial values to data areas.\r
+;====================================================================\r
+;\r
+; Each C-module has its own __far INIT section. The names are generic.\r
+; DCONST_module contains the initialisers for the far data of the one\r
+; module. INIT_module reserves the RAM area, which has to be loaded\r
+; with the data from DCONST_module. ("module" is the name of the *.c\r
+; file) \r
+; All separated DCONST_module/INIT_module areas are described in \r
+; DTRANS section by start addresses and length of each far section.\r
+;   0000 1. source address (ROM)\r
+;   0004 1. destination address (RAM)\r
+;   0008 length of sections 1\r
+;   000A 2. source address  (ROM)\r
+;   000E 2. destination address (RAM)\r
+;   0012 length of sections 2\r
+;   0014 3. source address ...\r
+; In addition the start-up file adds the descriptors of the __near \r
+; sections to this table. The order of the descriptors in this table \r
+; depends on the linkage order.\r
+;====================================================================\r
+          MOV  A, #BNKSEC DTRANS   ; get bank of table\r
+          MOV  DTB, A              ; store bank in DTB\r
+          MOVW RW1, #DTRANS        ; get start offset of table\r
+          OR   CCR, #H'20          ; System stack flag set (SSB used)\r
+          BRA  LABEL2              ; branch to loop condition\r
+LABEL1:\r
+          MOVW A, @RW1+6           ; get bank of destination\r
+          MOV  SSB, A              ; save dest bank in SSB\r
+          MOVW A, @RW1+2           ; get source bank\r
+          MOV  ADB, A              ; save source bank in ADB\r
+          MOVW A, @RW1+4           ; move destination addr in AL\r
+          MOVW A, @RW1             ; AL -> AH, src addr -> AL \r
+          MOVW RW0, @RW1+8         ; number of bytes to copy -> RW0\r
+          MOVSI     SPB, ADB       ; copy data\r
+          MOVN A, #10              ; length of one table entry is 10\r
+          ADDW RW1, A              ; set pointer to next table entry\r
+LABEL2:                             \r
+          MOVW A, RW1              ; get address of next block\r
+          SUBW A, #DTRANS          ; sub address of first block\r
+          CMPW A, #SIZEOF (DTRANS) ; all blocks processed ?\r
+          BNE  LABEL1              ; if not, branch\r
+\r
+\r
+;====================================================================\r
+; 6.9   Clear uninitialised data areas to zero\r
+;====================================================================\r
+;\r
+; Each C-module has its own __far DATA section. The names are generic.\r
+; DATA_module contains the reserved area (RAM) to be cleared.\r
+; ("module" is the name of the *.c file) \r
+; All separated DATA_module areas are described in DCLEAR section by\r
+; start addresses and length of all far section.\r
+;   0000 1. section address (RAM)\r
+;   0004 length of section 1\r
+;   0006 2. section address (RAM)\r
+;   000A length of section 2\r
+;   000C 3. section address (RAM)\r
+;   0010 length of section 3 ...\r
+; In addition the start-up file adds the descriptors of the __near \r
+; sections to this table. The order of the descriptors in this table \r
+; depends on the linkage order.\r
+;====================================================================\r
+          MOV  A, #BNKSEC DCLEAR   ; get bank of table\r
+          MOV  DTB, A              ; store bank in DTB\r
+          MOVW RW1, #DCLEAR        ; get start offset of table\r
+          BRA  LABEL4              ; branch to loop condition\r
+LABEL3:                            \r
+          MOV  A, @RW1+2           ; get section bank\r
+          MOV  ADB, A              ; save section bank in ADB\r
+          MOVW RW0, @RW1+4         ; number of bytes to copy -> RW0\r
+          MOVW A, @RW1             ; move section addr in AL\r
+          MOVN A, #0               ; AL -> AH, init value -> AL \r
+          FILSI     ADB            ; write 0 to section\r
+          MOVN A, #6               ; length of one table entry is 6\r
+          ADDW RW1, A              ; set pointer to next table entry\r
+LABEL4:\r
+          MOVW A, RW1              ; get address of next block\r
+          SUBW A, #DCLEAR          ; sub address of first block\r
+          CMPW A, #SIZEOF (DCLEAR) ; all blocks processed ?\r
+          BNE  LABEL3              ; if not, branch\r
+\r
+\r
+\r
+;====================================================================\r
+; 6.10  Set Data Bank Register (DTB) and Direct Page Register (DPR)\r
+;====================================================================\r
+          MOV  A,#BNKSEC DATA          ; User data bank offset\r
+          MOV  DTB,A\r
+\r
+          MOV  A,#PAGE DIRDATA_S       ; User direct page\r
+          MOV  DPR,A\r
+\r
+;====================================================================\r
+; 6.11  Wait for clocks to stabilise\r
+;====================================================================\r
+\r
+#if (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ) && (CLOCKWAIT == ON)\r
+no_MC_yet:\r
+          BBC  CKMR:5,no_MC_yet        ; check MCM and wait for\r
+                                       ; Main Clock to stabilize\r
+#endif ; wait for Main Clock\r
+\r
+#if (((CRYSTAL == FREQ_4MHZ) ||(CRYSTAL == FREQ_8MHZ)) && \\r
+     ((CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ) || \\r
+     (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ) || \\r
+     (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)))\r
+no_PLL_0WS:\r
+          BBC  CKMR:6, no_PLL_0WS\r
+\r
+#  if ! ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW MFMTC, #0x2208\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2208\r
+#    endif ; SATELLITE_FLASH == ON\r
+#  endif ; ! ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif\r
+\r
+#if ((CRYSTAL == FREQ_4MHZ) || (CRYSTAL == FREQ_8MHZ)) && \\r
+     ((CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ) || \\r
+      (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)) && \\r
+    ! ((SERIES == MB96340) && (DEVICE < 3))\r
+no_PLL_1WS:\r
+          BBC  CKMR:6, no_PLL_1WS\r
+\r
+          MOVW MFMTC, #0x6B09\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x6B09\r
+#  endif ; SATELLITE_FLASH == ON\r
+#endif\r
+\r
+#if (CLOCKWAIT == ON) && \\r
+    ((CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ) || \\r
+     (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ) || \\r
+     (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ) || \\r
+     (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ))\r
+no_PLL_yet:\r
+          BBC  CKMR:6,no_PLL_yet       ; check PCM and wait for\r
+                                       ; PLL to stabilize\r
+#endif ; wait for PLL\r
+\r
+;====================================================================\r
+; 6.12  Initialise Low-Level Library Interface\r
+;====================================================================\r
+;\r
+; Call lib init function and reload stack afterwards, if AUTOMODEL\r
+;====================================================================\r
+#if CLIBINIT == ON\r
+#  if MEMMODEL == SMALL || MEMMODEL == COMPACT\r
+          CALL __stream_init       ; initialise library IO\r
+#  else                            ; MEDIUM, LARGE, AUTOMODEL\r
+          CALLP __stream_init      ; initialise library IO\r
+#    if MEMMODEL == AUTOMODEL          \r
+          RELOAD_SP                ; reload stack since stream_init was\r
+                                   ; possibly left by RET (not RETP)\r
+#    endif  ; AUTOMODEL\r
+#  endif  ; MEDIUM, LARGE, AUTOMODEL\r
+#endif  ; LIBINI\r
+\r
+;====================================================================\r
+; 6.13  Call C-language main function\r
+;====================================================================\r
+#if MEMMODEL == SMALL || MEMMODEL == COMPACT\r
+          CALL _main               ; Start main function\r
+#else                              ; MEDIUM, LARGE, AUTOMODEL\r
+          CALLP _main              ; Start main function\r
+                                   ; ignore remaining word on stack, \r
+                                   ; if main was completed by RET\r
+#endif\r
+;====================================================================\r
+; 6.14  Shut down library\r
+;====================================================================\r
+#if CLIBINIT == ON\r
+#  if MEMMODEL == SMALL || MEMMODEL == COMPACT\r
+          CALL _exit               \r
+#  else                            ; MEDIUM, LARGE, AUTOMODEL\r
+          CALLP _exit              ; ignore remaining word on stack, \r
+                                   ; if main was completed by RET\r
+#  endif\r
+__exit:\r
+#endif          \r
+\r
+;====================================================================\r
+; 6.15  Program end loop\r
+;====================================================================\r
+\r
+end:      BRA  end                 ; Loop\r
+\r
+\r
+;====================================================================\r
+; 6.16 Set Flash Security\r
+;====================================================================\r
+\r
+          .SECTION MAIN_SECURITY, CONST, LOCATE=H'DF0000\r
+#if MAIN_SECURITY_ENABLE == 0\r
+             .DATA.W 0xFFFF ; Security DISABLED\r
+             .SKIP   16\r
+#else MAIN_SECURITY_ENABLE == 1\r
+             .DATA.W 0x0099 ; Security ENABLED\r
+             .DATA.W ((MAIN_UNLOCK_1 << 8) | MAIN_UNLOCK_0)\r
+             .DATA.W ((MAIN_UNLOCK_3 << 8) | MAIN_UNLOCK_2)\r
+             .DATA.W ((MAIN_UNLOCK_5 << 8) | MAIN_UNLOCK_4)\r
+             .DATA.W ((MAIN_UNLOCK_7 << 8) | MAIN_UNLOCK_6)\r
+             .DATA.W ((MAIN_UNLOCK_9 << 8) | MAIN_UNLOCK_8)\r
+             .DATA.W ((MAIN_UNLOCK_11 << 8) | MAIN_UNLOCK_10)\r
+             .DATA.W ((MAIN_UNLOCK_13 << 8) | MAIN_UNLOCK_12)\r
+             .DATA.W ((MAIN_UNLOCK_15 << 8) | MAIN_UNLOCK_14)\r
+#endif      \r
+             .SKIP   4\r
+             .SKIP   6\r
+\r
+#if SATELLITE_FLASH == ON\r
+          .SECTION SATELLITE_SECURITY, CONST, LOCATE=H'DE0000\r
+#  if SATELLITE_SECURITY_ENABLE == 0\r
+             .DATA.W 0xFFFF ; Security DISABLED\r
+             .SKIP   16\r
+#  else SATELLITE_SECURITY_ENABLE == 1\r
+             .DATA.W 0x0099 ; Security ENABLED\r
+             .DATA.W ((SATELLITE_UNLOCK_1 << 8) | SATELLITE_UNLOCK_0)\r
+             .DATA.W ((SATELLITE_UNLOCK_3 << 8) | SATELLITE_UNLOCK_2)\r
+             .DATA.W ((SATELLITE_UNLOCK_5 << 8) | SATELLITE_UNLOCK_4)\r
+             .DATA.W ((SATELLITE_UNLOCK_7 << 8) | SATELLITE_UNLOCK_6)\r
+             .DATA.W ((SATELLITE_UNLOCK_9 << 8) | SATELLITE_UNLOCK_8)\r
+             .DATA.W ((SATELLITE_UNLOCK_11 << 8) | SATELLITE_UNLOCK_10)\r
+             .DATA.W ((SATELLITE_UNLOCK_13 << 8) | SATELLITE_UNLOCK_12)\r
+             .DATA.W ((SATELLITE_UNLOCK_15 << 8) | SATELLITE_UNLOCK_14)\r
+#  endif      \r
+             .SKIP   4\r
+             .SKIP   6\r
+#endif ; SATELLITE_FLASH == ON\r
+\r
+\r
+;====================================================================\r
+; 6.17 Set Flash write protection\r
+;====================================================================\r
+\r
+          .SECTION MAIN_PROTECT, CONST, LOCATE=H'DF001C\r
+#if MAIN_FLASH_WRITE_PROTECT == ON\r
+          .DATA.L 0x292D3A7B\r
+          .DATA.B ~((PROTECT_SECTOR_SA3 << 3) | (PROTECT_SECTOR_SA2 << 2) | (PROTECT_SECTOR_SA1 << 1) | PROTECT_SECTOR_SA0)\r
+          .DATA.E 0xFFFFFF\r
+          .DATA.B ~((PROTECT_SECTOR_SA39 << 7) | (PROTECT_SECTOR_SA38 << 6) | (PROTECT_SECTOR_SA37 << 5) | (PROTECT_SECTOR_SA36 << 4) | (PROTECT_SECTOR_SA35 << 3) | (PROTECT_SECTOR_SA34 << 2) | (PROTECT_SECTOR_SA33 << 1) | PROTECT_SECTOR_SA32)\r
+          .SKIP   3\r
+#else\r
+          .DATA.L 0xFFFFFFFF\r
+          .SKIP   8\r
+#endif ; MAIN_FLASH_WRITE_PROTECT\r
+          .SKIP   8\r
+\r
+#if SATELLITE_FLASH == ON\r
+          .SECTION SATELLITE_PROTECT, CONST, LOCATE=H'DE001C\r
+#  if SATELLITE_FLASH_WRITE_PROTECT == ON\r
+          .DATA.L 0x292D3A7B\r
+          .DATA.B ~((PROTECT_SECTOR_SB3 << 3) | (PROTECT_SECTOR_SB2 << 2) | (PROTECT_SECTOR_SB1 << 1) | PROTECT_SECTOR_SB0)\r
+          .SKIP   7\r
+#  else\r
+          .DATA.L 0xFFFFFFFF\r
+          .SKIP   8\r
+#  endif ; SATELLITE_FLASH_WRITE_PROTECT\r
+          .SKIP   8\r
+#endif ; SATELLITE_FLASH == ON\r
+\r
+\r
+;====================================================================\r
+; 6.18 Debug address specification\r
+;====================================================================\r
+;\r
+; BDM configuration section should always be defined for later\r
+; configuration by e.g. debugger tool or (special) programmer tool.\r
+\r
+          .SECTION BDM_CONFIG, CONST, LOCATE=H'DF0040\r
+         \r
+#if BACKGROUND_DEBUGGING == ON\r
+          \r
+          .DATA.L 0x292D3A7B\r
+          \r
+          .ORG    H'DF0044\r
+          .DATA.W BDM_CONFIGURATION\r
+          \r
+          .ORG    H'DF0046\r
+#  if (SERIES == MB96340 && DEVICE < 3)\r
+#    error Device does not support background debugging\r
+#  endif ; (SERIES == MB96340 && DEVICE < 3)\r
+          \r
+#  if (SERIES == MB96340 && DEVICE < 12)\r
+          .DATA.W (D'16 * CRYSTAL + BDM_BAUDRATE) / BDM_BAUDRATE\r
+#  else\r
+          .DATA.W (D'32 * CRYSTAL + BDM_BAUDRATE) / BDM_BAUDRATE\r
+#  endif ; (SERIES == MB96340 && if DEVICE < 12)\r
+                                                 \r
+          .ORG    H'DF0048\r
+          .DATA.E BDM_EXT_CONFIG                              \r
+\r
+          .ORG    H'DF004B\r
+          .DATA.B BDM_WD_PATTERN\r
+          \r
+          .ORG    H'DF0050\r
+          .DATA.W BDM_PFCS0\r
+          .DATA.W BDM_PFCS1\r
+          .DATA.W BDM_PFCS2                       \r
+          .DATA.W BDM_PFCS3                      \r
+          \r
+          .DATA.E BDM_PFA0, BDM_PFA1\r
+          .DATA.E BDM_PFA2, BDM_PFA3\r
+          .DATA.E BDM_PFA4, BDM_PFA5           \r
+          .DATA.E BDM_PFA6, BDM_PFA7           \r
+          \r
+          .DATA.W BDM_PFD0, BDM_PFD1\r
+          .DATA.W BDM_PFD2, BDM_PFD3\r
+          .DATA.W BDM_PFD4, BDM_PFD5           \r
+          .DATA.W BDM_PFD6, BDM_PFD7                  \r
+#else\r
+          .DATAB.B 64, 0xFF        ; fill section with 0xFF\r
+          \r
+#endif ; BACKGROUND_DEBUGGING == ON\r
+\r
+          .ORG    0xDF0080\r
+          .END notresetyet         ; define debugger start address\r
+\r
+\r
+;====================================================================\r
+; ----------------------- End of Start-up file ---------------------\r
+;====================================================================\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/config/FreeRTOSConfig.h b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/config/FreeRTOSConfig.h
new file mode 100644 (file)
index 0000000..16fe7a6
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/config/FreeRTOSConfig.h
@@ -0,0 +1,84 @@
+/*\r
+       FreeRTOS.org V4.5.0 - Copyright (C) 2003-2007 Richard Barry.\r
+\r
+       This file is part of the FreeRTOS.org distribution.\r
+\r
+       FreeRTOS.org is free software; you can redistribute it and/or modify\r
+       it under the terms of the GNU General Public License as published by\r
+       the Free Software Foundation; either version 2 of the License, or\r
+       (at your option) any later version.\r
+\r
+       FreeRTOS.org is distributed in the hope that it will be useful,\r
+       but WITHOUT ANY WARRANTY; without even the implied warranty of\r
+       MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\r
+       GNU General Public License for more details.\r
+\r
+       You should have received a copy of the GNU General Public License\r
+       along with FreeRTOS.org; if not, write to the Free Software\r
+       Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA\r
+\r
+       A special exception to the GPL can be applied should you wish to distribute\r
+       a combined work that includes FreeRTOS.org, without being obliged to provide\r
+       the source code for any proprietary components.  See the licensing section \r
+       of http://www.FreeRTOS.org for full details of how and when the exception\r
+       can be applied.\r
+\r
+       ***************************************************************************\r
+       See http://www.FreeRTOS.org for documentation, latest information, license \r
+       and contact details.  Please ensure to read the configuration and relevant \r
+       port sections of the online documentation.\r
+\r
+       Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along\r
+       with commercial development and support options.\r
+       ***************************************************************************\r
+*/\r
+\r
+#ifndef FREERTOS_CONFIG_H\r
+#define FREERTOS_CONFIG_H\r
+\r
+/*-----------------------------------------------------------\r
+ * Application specific definitions.\r
+ *\r
+ * These definitions should be adjusted for your particular hardware and\r
+ * application requirements.\r
+ *\r
+ * THESE PARAMETERS ARE DESCRIBED WITHIN THE 'CONFIGURATION' SECTION OF THE\r
+ * FreeRTOS API DOCUMENTATION AVAILABLE ON THE FreeRTOS.org WEB SITE. \r
+ *----------------------------------------------------------*/\r
+\r
+#define configUSE_PREEMPTION           1\r
+#define configUSE_IDLE_HOOK                    1\r
+#define configUSE_TICK_HOOK                    1\r
+#define configCPU_CLOCK_HZ                     ( ( unsigned portLONG ) 56000000 )  /* Clock setup from start.asm in the demo application. */\r
+#define configCLKP1_CLOCK_HZ           ( ( unsigned portLONG ) 56000000 )  /* Clock setup from start.asm in the demo application. */\r
+#define configTICK_RATE_HZ                     ( ( portTickType ) 100 )\r
+#define configMAX_PRIORITIES           ( ( unsigned portBASE_TYPE ) 6 )\r
+#define configMINIMAL_STACK_SIZE       ( ( unsigned portSHORT ) 176 )\r
+#define configTOTAL_HEAP_SIZE          ( ( size_t ) ( 21504 ) )\r
+#define configMAX_TASK_NAME_LEN                ( 20 )\r
+#define configUSE_TRACE_FACILITY       1\r
+#define configUSE_16_BIT_TICKS         1\r
+#define configIDLE_SHOULD_YIELD                1\r
+#define configUSE_MUTEXES           1\r
+\r
+/* Co-routine definitions. */\r
+#define configUSE_CO_ROUTINES          1\r
+#define configMAX_CO_ROUTINE_PRIORITIES ( 4 )\r
+\r
+/* Set the following definitions to 1 to include the API function, or zero\r
+to exclude the API function. */\r
+\r
+#define INCLUDE_vTaskPrioritySet          1\r
+#define INCLUDE_uxTaskPriorityGet         1\r
+#define INCLUDE_vTaskDelete               1\r
+#define INCLUDE_vTaskCleanUpResources     1\r
+#define INCLUDE_vTaskSuspend              1\r
+#define INCLUDE_vResumeFromISR            1\r
+//#define INCLUDE_xTaskResumeFromISR        1\r
+#define INCLUDE_vTaskDelayUntil           1\r
+#define INCLUDE_vTaskDelay                1\r
+#define INCLUDE_xTaskGetSchedulerState    1\r
+#define INCLUDE_xTaskGetCurrentTaskHandle 1\r
+\r
+\r
+#endif /* FREERTOS_CONFIG_H */\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/config/config.h b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/config/config.h
new file mode 100644 (file)
index 0000000..8847e66
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/config/config.h
@@ -0,0 +1,73 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*---------------------------------------------------------------------------\r
+  config.h\r
+  - This file contains the defines to include or exclude a certain demo\r
+    application function.\r
+/*---------------------------------------------------------------------------*/\r
+/* The below are the defines that includes the corresponding function (those create related\r
+ * tasks) if they are defined aand vice a versa.\r
+ */\r
+\r
+#define INCLUDE_StartIntegerMathTasks          1\r
+\r
+#define INCLUDE_StartPolledQueueTasks          1\r
+#define INCLUDE_StartSemaphoreTasks                    1\r
+#define INCLUDE_StartBlockingQueueTasks                1\r
+#define INCLUDE_StartDynamicPriorityTasks      1\r
+\r
+#define INCLUDE_StartHookCoRoutines                    1\r
+#define INCLUDE_StartGenericQueueTasks         1\r
+#define INCLUDE_StartQueuePeekTasks                    1\r
+\r
+#define INCLUDE_CreateSuicidalTasks                    1\r
+\r
+/*---------------------------------------------------------------------------*/\r
+\r
+#if __CONFIG__ == 1\r
+       #define INCLUDE_StartLEDFlashTasks                      1\r
+       #define INCLUDE_AltStartComTestTasks            1\r
+       #define INCLUDE_StartMathTasks                          0\r
+       #define INCLUDE_StartFlashCoRoutines            0\r
+       #define INCLUDE_CreateBlockTimeTasks            0\r
+       #define INCLUDE_TraceListTasks                          1\r
+#elif __CONFIG__ == 2\r
+       #define INCLUDE_StartLEDFlashTasks                      0\r
+       #define INCLUDE_AltStartComTestTasks            0\r
+       #define INCLUDE_StartMathTasks                          0\r
+       #define INCLUDE_StartFlashCoRoutines            1\r
+       #define INCLUDE_CreateBlockTimeTasks            1\r
+       #define INCLUDE_TraceListTasks                          1\r
+#elif __CONFIG__ == 3\r
+       #define INCLUDE_StartLEDFlashTasks                      1\r
+       #define INCLUDE_AltStartComTestTasks            1\r
+       #define INCLUDE_StartMathTasks                          1\r
+       #define INCLUDE_StartFlashCoRoutines            0\r
+       #define INCLUDE_CreateBlockTimeTasks            1\r
+       #define INCLUDE_TraceListTasks                          0\r
+#elif __CONFIG__ == 4\r
+       #define INCLUDE_StartLEDFlashTasks                      0\r
+       #define INCLUDE_AltStartComTestTasks            0\r
+       #define INCLUDE_StartMathTasks                          1\r
+       #define INCLUDE_StartFlashCoRoutines            1\r
+       #define INCLUDE_CreateBlockTimeTasks            0\r
+       #define INCLUDE_TraceListTasks                          1\r
+#else\r
+       #error __CONFIG__ should be defined and it should have value between 1 to 4\r
+#endif\r
+\r
+/* vStartFlashCoRoutines() can only be used (by defining INCLUDE_StartFlashCoRoutines as 1) \r
+ * if vStartLEDFlashTasks() and vAltStartComTestTasks() functions are not used (by defining \r
+ * INCLUDE_StartLEDFlashTasks and INCLUDE_AltStartComTestTasks both as 0) and vice a versa. \r
+ * This is because tasks created by these functions shares the LEDs connected to Port 00. The \r
+ * corresponding code from the function prvCheckOtherTasksAreStillRunning() should also be \r
+ * commented.\r
+ */\r
+ \r
+/* In order to have vTraceListTasks() the below define INCLUDE_TraceListTasks should be defined\r
+ * as 1. While doing so one have to compromise on some of the other tasks as vTraceListTasks() \r
+ * requires high amount of memory. It should be noted that if all the task are tried to be inclued\r
+ * then the compiler would give memory overflow error.\r
+ */
\ No newline at end of file

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/mb96348hs.asm b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/mb96348hs.asm
new file mode 100644 (file)
index 0000000..d6613c6
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/mb96348hs.asm
@@ -0,0 +1,2090 @@
+/* FFMC-16 IO-MAP HEADER FILE                                                */\r
+/* ==========================                                                */\r
+/* SOFTUNE WORKBENCH FORMAT                                                  */\r
+/* C-DEFINITIONS FOR IO-SYMBOLS                                              */\r
+/* CREATED BY IO-WIZARD V2.27                                                */\r
+/* $Id: mb96348hs.asm,v 1.7 2007/09/20 14:23:20 mwilla Exp $ */\r
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/* ************************************************************************* */\r
+/*               FUJITSU MICROELECTRONICS EUROPE GMBH                        */\r
+/*               Pittlerstrasse 47, 63225 Langen, Germany                    */\r
+/*               Tel.:++49/6103/690-0,Fax - 122                              */\r
+/*                                                                           */\r
+/* The following software is for demonstration purposes only.                */\r
+/* It is not fully tested, nor validated in order to fullfill                */\r
+/* its task under all circumstances. Therefore, this software                */\r
+/* or any part of it must only be used in an evaluation                      */\r
+/* laboratory environment.                                                   */\r
+/* This software is subject to the rules of our standard                     */\r
+/* DISCLAIMER, that is delivered with our SW-tools on the CD or DVD          */\r
+/* "Micros Documentation & Software" (V3.4 or later) or                      */\r
+/* see our Internet Page -                                                   */\r
+/* http://emea.fujitsu.com/microelectronics                                  */\r
+/* ************************************************************************* */\r
+/*                                                                           */\r
+/* NOTE:                                                                     */\r
+/*                                                                           */\r
+/* This header-file covers all features of the chip MB96F348HS.              */\r
+/*                                                                           */\r
+/*                                                                           */\r
+/* ----------------------------------------------------------------------    */\r
+/* History:                                                                  */\r
+/* Date        Version  Author  Description                                  */\r
+/* 22.12.2006   1.0     PHu     Initial Release: derived from headerfile of  */\r
+/*                              MB96348RS and added Satellite Flash, removed */\r
+/*                              RTC, Clock Calibration, LIN-USART7-9         */\r
+/* 16.01.2007   1.1     PHu     Add 32-bit access names for CAN where        */\r
+/*                              appropriate                                  */\r
+/* 09.02.2007   1.3     PHu     skip version 1.2 to be in line with CVS      */\r
+/*                              numbering                                    */\r
+/*                              correct addresses of LIN-UART3 registers     */\r
+/*                              allow only 16 bit access for the ADSR        */\r
+/* 12.04.2007   1.4     Mef     Added Voltage Regulator Control Register     */\r
+/*                              Added RD19V bit in Flash Memory Control      */\r
+/*                              Status Register                              */\r
+/* 03.05.2007   1.5     Mef     Added LIN USART 7,8,9                        */\r
+/* 15.05.2007   1.6     Mef     Added RTC                                    */\r
+/* 20.09.2007   1.7     MWi     Completely revised version                   */\r
+\r
+ .PROGRAM MB96348HS\r
+ .TITLE   MB96348HS\r
+\r
+;------------------------\r
+; IO-AREA DEFINITIONS :\r
+;------------------------\r
+\r
+\r
+\r
+ .section IOBASE, IO, locate=0x0  ;\r
+ .GLOBAL __pdr00,    __pdr01,    __pdr02,    __pdr03,    __pdr04,    __pdr05\r
+ .GLOBAL __pdr06,    __pdr07,    __pdr08,    __pdr09,    __pdr10,    __adcs\r
+ .GLOBAL __adcsl,    __adcsh,    __adcr,     __adcrl,    __adcrh,    __adsr\r
+ .GLOBAL __adecr,    __tcdt0,    __tccs0,    __tccsl0,   __tccsh0,   __tcdt1\r
+ .GLOBAL __tccs1,    __tccsl1,   __tccsh1,   __ocs0,     __ocs1,     __occp0\r
+ .GLOBAL __occp1,    __ocs2,     __ocs3,     __occp2,    __occp3,    __ocs4\r
+ .GLOBAL __ocs5,     __occp4,    __occp5,    __ocs6,     __ocs7,     __occp6\r
+ .GLOBAL __occp7,    __ics01,    __ice01,    __ipcp0,    __ipcpl0,   __ipcph0\r
+ .GLOBAL __ipcp1,    __ipcpl1,   __ipcph1,   __ics23,    __ice23,    __ipcp2\r
+ .GLOBAL __ipcpl2,   __ipcph2,   __ipcp3,    __ipcpl3,   __ipcph3,   __ics45\r
+ .GLOBAL __ice45,    __ipcp4,    __ipcpl4,   __ipcph4,   __ipcp5,    __ipcpl5\r
+ .GLOBAL __ipcph5,   __ics67,    __ice67,    __ipcp6,    __ipcpl6,   __ipcph6\r
+ .GLOBAL __ipcp7,    __ipcpl7,   __ipcph7,   __enir0,    __eirr0,    __elvr0\r
+ .GLOBAL __elvrl0,   __elvrh0,   __enir1,    __eirr1,    __elvr1,    __elvrl1\r
+ .GLOBAL __elvrh1,   __tmcsr0,   __tmcsrl0,  __tmcsrh0,  __tmrlr0,   __tmr0\r
+ .GLOBAL __tmcsr1,   __tmcsrl1,  __tmcsrh1,  __tmrlr1,   __tmr1,     __tmcsr2\r
+ .GLOBAL __tmcsrl2,  __tmcsrh2,  __tmrlr2,   __tmr2,     __tmcsr3,   __tmcsrl3\r
+ .GLOBAL __tmcsrh3,  __tmrlr3,   __tmr3,     __tmcsr6,   __tmcsrl6,  __tmcsrh6\r
+ .GLOBAL __tmrlr6,   __tmr6,     __gcn10,    __gcn1l0,   __gcn1h0,   __gcn20\r
+ .GLOBAL __gcn2l0,   __gcn2h0,   __ptmr0,    __pcsr0,    __pdut0,    __pcn0\r
+ .GLOBAL __pcnl0,    __pcnh0,    __ptmr1,    __pcsr1,    __pdut1,    __pcn1\r
+ .GLOBAL __pcnl1,    __pcnh1,    __ptmr2,    __pcsr2,    __pdut2,    __pcn2\r
+ .GLOBAL __pcnl2,    __pcnh2,    __ptmr3,    __pcsr3,    __pdut3,    __pcn3\r
+ .GLOBAL __pcnl3,    __pcnh3,    __gcn11,    __gcn1l1,   __gcn1h1,   __gcn21\r
+ .GLOBAL __gcn2l1,   __gcn2h1,   __ptmr4,    __pcsr4,    __pdut4,    __pcn4\r
+ .GLOBAL __pcnl4,    __pcnh4,    __ptmr5,    __pcsr5,    __pdut5,    __pcn5\r
+ .GLOBAL __pcnl5,    __pcnh5,    __ibsr0,    __ibcr0,    __itba0,    __itbal0\r
+ .GLOBAL __itbah0,   __itmk0,    __itmkl0,   __itmkh0,   __isba0,    __ismk0\r
+ .GLOBAL __idar0,    __iccr0,    __ibsr1,    __ibcr1,    __itba1,    __itbal1\r
+ .GLOBAL __itbah1,   __itmk1,    __itmkl1,   __itmkh1,   __isba1,    __ismk1\r
+ .GLOBAL __idar1,    __iccr1,    __smr0,     __scr0,     __tdr0,     __rdr0\r
+ .GLOBAL __ssr0,     __eccr0,    __escr0,    __bgr0,     __bgrl0,    __bgrh0\r
+ .GLOBAL __esir0,    __smr1,     __scr1,     __tdr1,     __rdr1,     __ssr1\r
+ .GLOBAL __eccr1,    __escr1,    __bgr1,     __bgrl1,    __bgrh1,    __esir1\r
+ .GLOBAL __smr2,     __scr2,     __tdr2,     __rdr2,     __ssr2,     __eccr2\r
+ .GLOBAL __escr2,    __bgr2,     __bgrl2,    __bgrh2,    __esir2,    __smr3\r
+ .GLOBAL __scr3,     __tdr3,     __rdr3,     __ssr3,     __eccr3,    __escr3\r
+ .GLOBAL __bgr3,     __bgrl3,    __bgrh3,    __esir3\r
+\r
+__pdr00   .res.b 1             ;000000\r
+PDR00    .equ 0x0000\r
+__pdr01   .res.b 1             ;000001\r
+PDR01    .equ 0x0001\r
+__pdr02   .res.b 1             ;000002\r
+PDR02    .equ 0x0002\r
+__pdr03   .res.b 1             ;000003\r
+PDR03    .equ 0x0003\r
+__pdr04   .res.b 1             ;000004\r
+PDR04    .equ 0x0004\r
+__pdr05   .res.b 1             ;000005\r
+PDR05    .equ 0x0005\r
+__pdr06   .res.b 1             ;000006\r
+PDR06    .equ 0x0006\r
+__pdr07   .res.b 1             ;000007\r
+PDR07    .equ 0x0007\r
+__pdr08   .res.b 1             ;000008\r
+PDR08    .equ 0x0008\r
+__pdr09   .res.b 1             ;000009\r
+PDR09    .equ 0x0009\r
+__pdr10   .res.b 1             ;00000A\r
+PDR10    .equ 0x000A\r
+ .org 0x000018\r
+__adcs  ; overlay symbol      ;000018\r
+ADCS    .equ 0x0018\r
+__adcsl   .res.b 1             ;000018\r
+ADCSL    .equ 0x0018\r
+__adcsh   .res.b 1             ;000019\r
+ADCSH    .equ 0x0019\r
+__adcr  ; overlay symbol      ;00001A\r
+ADCR    .equ 0x001A\r
+__adcrl   .res.b 1             ;00001A\r
+ADCRL    .equ 0x001A\r
+__adcrh   .res.b 1             ;00001B\r
+ADCRH    .equ 0x001B\r
+__adsr   .res.b 2             ;00001C\r
+ADSR    .equ 0x001C\r
+__adecr   .res.b 1             ;00001E\r
+ADECR    .equ 0x001E\r
+ .org 0x000020\r
+__tcdt0   .res.b 2             ;000020\r
+TCDT0    .equ 0x0020\r
+__tccs0  ; overlay symbol      ;000022\r
+TCCS0    .equ 0x0022\r
+__tccsl0   .res.b 1             ;000022\r
+TCCSL0    .equ 0x0022\r
+__tccsh0   .res.b 1             ;000023\r
+TCCSH0    .equ 0x0023\r
+__tcdt1   .res.b 2             ;000024\r
+TCDT1    .equ 0x0024\r
+__tccs1  ; overlay symbol      ;000026\r
+TCCS1    .equ 0x0026\r
+__tccsl1   .res.b 1             ;000026\r
+TCCSL1    .equ 0x0026\r
+__tccsh1   .res.b 1             ;000027\r
+TCCSH1    .equ 0x0027\r
+__ocs0   .res.b 1             ;000028\r
+OCS0    .equ 0x0028\r
+__ocs1   .res.b 1             ;000029\r
+OCS1    .equ 0x0029\r
+__occp0   .res.b 2             ;00002A\r
+OCCP0    .equ 0x002A\r
+__occp1   .res.b 2             ;00002C\r
+OCCP1    .equ 0x002C\r
+__ocs2   .res.b 1             ;00002E\r
+OCS2    .equ 0x002E\r
+__ocs3   .res.b 1             ;00002F\r
+OCS3    .equ 0x002F\r
+__occp2   .res.b 2             ;000030\r
+OCCP2    .equ 0x0030\r
+__occp3   .res.b 2             ;000032\r
+OCCP3    .equ 0x0032\r
+__ocs4   .res.b 1             ;000034\r
+OCS4    .equ 0x0034\r
+__ocs5   .res.b 1             ;000035\r
+OCS5    .equ 0x0035\r
+__occp4   .res.b 2             ;000036\r
+OCCP4    .equ 0x0036\r
+__occp5   .res.b 2             ;000038\r
+OCCP5    .equ 0x0038\r
+__ocs6   .res.b 1             ;00003A\r
+OCS6    .equ 0x003A\r
+__ocs7   .res.b 1             ;00003B\r
+OCS7    .equ 0x003B\r
+__occp6   .res.b 2             ;00003C\r
+OCCP6    .equ 0x003C\r
+__occp7   .res.b 2             ;00003E\r
+OCCP7    .equ 0x003E\r
+__ics01   .res.b 1             ;000040\r
+ICS01    .equ 0x0040\r
+__ice01   .res.b 1             ;000041\r
+ICE01    .equ 0x0041\r
+__ipcp0  ; overlay symbol      ;000042\r
+IPCP0    .equ 0x0042\r
+__ipcpl0   .res.b 1             ;000042\r
+IPCPL0    .equ 0x0042\r
+__ipcph0   .res.b 1             ;000043\r
+IPCPH0    .equ 0x0043\r
+__ipcp1  ; overlay symbol      ;000044\r
+IPCP1    .equ 0x0044\r
+__ipcpl1   .res.b 1             ;000044\r
+IPCPL1    .equ 0x0044\r
+__ipcph1   .res.b 1             ;000045\r
+IPCPH1    .equ 0x0045\r
+__ics23   .res.b 1             ;000046\r
+ICS23    .equ 0x0046\r
+__ice23   .res.b 1             ;000047\r
+ICE23    .equ 0x0047\r
+__ipcp2  ; overlay symbol      ;000048\r
+IPCP2    .equ 0x0048\r
+__ipcpl2   .res.b 1             ;000048\r
+IPCPL2    .equ 0x0048\r
+__ipcph2   .res.b 1             ;000049\r
+IPCPH2    .equ 0x0049\r
+__ipcp3  ; overlay symbol      ;00004A\r
+IPCP3    .equ 0x004A\r
+__ipcpl3   .res.b 1             ;00004A\r
+IPCPL3    .equ 0x004A\r
+__ipcph3   .res.b 1             ;00004B\r
+IPCPH3    .equ 0x004B\r
+__ics45   .res.b 1             ;00004C\r
+ICS45    .equ 0x004C\r
+__ice45   .res.b 1             ;00004D\r
+ICE45    .equ 0x004D\r
+__ipcp4  ; overlay symbol      ;00004E\r
+IPCP4    .equ 0x004E\r
+__ipcpl4   .res.b 1             ;00004E\r
+IPCPL4    .equ 0x004E\r
+__ipcph4   .res.b 1             ;00004F\r
+IPCPH4    .equ 0x004F\r
+__ipcp5  ; overlay symbol      ;000050\r
+IPCP5    .equ 0x0050\r
+__ipcpl5   .res.b 1             ;000050\r
+IPCPL5    .equ 0x0050\r
+__ipcph5   .res.b 1             ;000051\r
+IPCPH5    .equ 0x0051\r
+__ics67   .res.b 1             ;000052\r
+ICS67    .equ 0x0052\r
+__ice67   .res.b 1             ;000053\r
+ICE67    .equ 0x0053\r
+__ipcp6  ; overlay symbol      ;000054\r
+IPCP6    .equ 0x0054\r
+__ipcpl6   .res.b 1             ;000054\r
+IPCPL6    .equ 0x0054\r
+__ipcph6   .res.b 1             ;000055\r
+IPCPH6    .equ 0x0055\r
+__ipcp7  ; overlay symbol      ;000056\r
+IPCP7    .equ 0x0056\r
+__ipcpl7   .res.b 1             ;000056\r
+IPCPL7    .equ 0x0056\r
+__ipcph7   .res.b 1             ;000057\r
+IPCPH7    .equ 0x0057\r
+__enir0   .res.b 1             ;000058\r
+ENIR0    .equ 0x0058\r
+__eirr0   .res.b 1             ;000059\r
+EIRR0    .equ 0x0059\r
+__elvr0  ; overlay symbol      ;00005A\r
+ELVR0    .equ 0x005A\r
+__elvrl0   .res.b 1             ;00005A\r
+ELVRL0    .equ 0x005A\r
+__elvrh0   .res.b 1             ;00005B\r
+ELVRH0    .equ 0x005B\r
+__enir1   .res.b 1             ;00005C\r
+ENIR1    .equ 0x005C\r
+__eirr1   .res.b 1             ;00005D\r
+EIRR1    .equ 0x005D\r
+__elvr1  ; overlay symbol      ;00005E\r
+ELVR1    .equ 0x005E\r
+__elvrl1   .res.b 1             ;00005E\r
+ELVRL1    .equ 0x005E\r
+__elvrh1   .res.b 1             ;00005F\r
+ELVRH1    .equ 0x005F\r
+__tmcsr0  ; overlay symbol      ;000060\r
+TMCSR0    .equ 0x0060\r
+__tmcsrl0   .res.b 1             ;000060\r
+TMCSRL0    .equ 0x0060\r
+__tmcsrh0   .res.b 1             ;000061\r
+TMCSRH0    .equ 0x0061\r
+__tmrlr0  ; overlay symbol      ;000062\r
+TMRLR0    .equ 0x0062\r
+__tmr0   .res.b 2             ;000062\r
+TMR0    .equ 0x0062\r
+__tmcsr1  ; overlay symbol      ;000064\r
+TMCSR1    .equ 0x0064\r
+__tmcsrl1   .res.b 1             ;000064\r
+TMCSRL1    .equ 0x0064\r
+__tmcsrh1   .res.b 1             ;000065\r
+TMCSRH1    .equ 0x0065\r
+__tmrlr1  ; overlay symbol      ;000066\r
+TMRLR1    .equ 0x0066\r
+__tmr1   .res.b 2             ;000066\r
+TMR1    .equ 0x0066\r
+__tmcsr2  ; overlay symbol      ;000068\r
+TMCSR2    .equ 0x0068\r
+__tmcsrl2   .res.b 1             ;000068\r
+TMCSRL2    .equ 0x0068\r
+__tmcsrh2   .res.b 1             ;000069\r
+TMCSRH2    .equ 0x0069\r
+__tmrlr2  ; overlay symbol      ;00006A\r
+TMRLR2    .equ 0x006A\r
+__tmr2   .res.b 2             ;00006A\r
+TMR2    .equ 0x006A\r
+__tmcsr3  ; overlay symbol      ;00006C\r
+TMCSR3    .equ 0x006C\r
+__tmcsrl3   .res.b 1             ;00006C\r
+TMCSRL3    .equ 0x006C\r
+__tmcsrh3   .res.b 1             ;00006D\r
+TMCSRH3    .equ 0x006D\r
+__tmrlr3  ; overlay symbol      ;00006E\r
+TMRLR3    .equ 0x006E\r
+__tmr3   .res.b 2             ;00006E\r
+TMR3    .equ 0x006E\r
+__tmcsr6  ; overlay symbol      ;000070\r
+TMCSR6    .equ 0x0070\r
+__tmcsrl6   .res.b 1             ;000070\r
+TMCSRL6    .equ 0x0070\r
+__tmcsrh6   .res.b 1             ;000071\r
+TMCSRH6    .equ 0x0071\r
+__tmrlr6  ; overlay symbol      ;000072\r
+TMRLR6    .equ 0x0072\r
+__tmr6   .res.b 2             ;000072\r
+TMR6    .equ 0x0072\r
+__gcn10  ; overlay symbol      ;000074\r
+GCN10    .equ 0x0074\r
+__gcn1l0   .res.b 1             ;000074\r
+GCN1L0    .equ 0x0074\r
+__gcn1h0   .res.b 1             ;000075\r
+GCN1H0    .equ 0x0075\r
+__gcn20  ; overlay symbol      ;000076\r
+GCN20    .equ 0x0076\r
+__gcn2l0   .res.b 1             ;000076\r
+GCN2L0    .equ 0x0076\r
+__gcn2h0   .res.b 1             ;000077\r
+GCN2H0    .equ 0x0077\r
+__ptmr0   .res.b 2             ;000078\r
+PTMR0    .equ 0x0078\r
+__pcsr0   .res.b 2             ;00007A\r
+PCSR0    .equ 0x007A\r
+__pdut0   .res.b 2             ;00007C\r
+PDUT0    .equ 0x007C\r
+__pcn0  ; overlay symbol      ;00007E\r
+PCN0    .equ 0x007E\r
+__pcnl0   .res.b 1             ;00007E\r
+PCNL0    .equ 0x007E\r
+__pcnh0   .res.b 1             ;00007F\r
+PCNH0    .equ 0x007F\r
+__ptmr1   .res.b 2             ;000080\r
+PTMR1    .equ 0x0080\r
+__pcsr1   .res.b 2             ;000082\r
+PCSR1    .equ 0x0082\r
+__pdut1   .res.b 2             ;000084\r
+PDUT1    .equ 0x0084\r
+__pcn1  ; overlay symbol      ;000086\r
+PCN1    .equ 0x0086\r
+__pcnl1   .res.b 1             ;000086\r
+PCNL1    .equ 0x0086\r
+__pcnh1   .res.b 1             ;000087\r
+PCNH1    .equ 0x0087\r
+__ptmr2   .res.b 2             ;000088\r
+PTMR2    .equ 0x0088\r
+__pcsr2   .res.b 2             ;00008A\r
+PCSR2    .equ 0x008A\r
+__pdut2   .res.b 2             ;00008C\r
+PDUT2    .equ 0x008C\r
+__pcn2  ; overlay symbol      ;00008E\r
+PCN2    .equ 0x008E\r
+__pcnl2   .res.b 1             ;00008E\r
+PCNL2    .equ 0x008E\r
+__pcnh2   .res.b 1             ;00008F\r
+PCNH2    .equ 0x008F\r
+__ptmr3   .res.b 2             ;000090\r
+PTMR3    .equ 0x0090\r
+__pcsr3   .res.b 2             ;000092\r
+PCSR3    .equ 0x0092\r
+__pdut3   .res.b 2             ;000094\r
+PDUT3    .equ 0x0094\r
+__pcn3  ; overlay symbol      ;000096\r
+PCN3    .equ 0x0096\r
+__pcnl3   .res.b 1             ;000096\r
+PCNL3    .equ 0x0096\r
+__pcnh3   .res.b 1             ;000097\r
+PCNH3    .equ 0x0097\r
+__gcn11  ; overlay symbol      ;000098\r
+GCN11    .equ 0x0098\r
+__gcn1l1   .res.b 1             ;000098\r
+GCN1L1    .equ 0x0098\r
+__gcn1h1   .res.b 1             ;000099\r
+GCN1H1    .equ 0x0099\r
+__gcn21  ; overlay symbol      ;00009A\r
+GCN21    .equ 0x009A\r
+__gcn2l1   .res.b 1             ;00009A\r
+GCN2L1    .equ 0x009A\r
+__gcn2h1   .res.b 1             ;00009B\r
+GCN2H1    .equ 0x009B\r
+__ptmr4   .res.b 2             ;00009C\r
+PTMR4    .equ 0x009C\r
+__pcsr4   .res.b 2             ;00009E\r
+PCSR4    .equ 0x009E\r
+__pdut4   .res.b 2             ;0000A0\r
+PDUT4    .equ 0x00A0\r
+__pcn4  ; overlay symbol      ;0000A2\r
+PCN4    .equ 0x00A2\r
+__pcnl4   .res.b 1             ;0000A2\r
+PCNL4    .equ 0x00A2\r
+__pcnh4   .res.b 1             ;0000A3\r
+PCNH4    .equ 0x00A3\r
+__ptmr5   .res.b 2             ;0000A4\r
+PTMR5    .equ 0x00A4\r
+__pcsr5   .res.b 2             ;0000A6\r
+PCSR5    .equ 0x00A6\r
+__pdut5   .res.b 2             ;0000A8\r
+PDUT5    .equ 0x00A8\r
+__pcn5  ; overlay symbol      ;0000AA\r
+PCN5    .equ 0x00AA\r
+__pcnl5   .res.b 1             ;0000AA\r
+PCNL5    .equ 0x00AA\r
+__pcnh5   .res.b 1             ;0000AB\r
+PCNH5    .equ 0x00AB\r
+__ibsr0   .res.b 1             ;0000AC\r
+IBSR0    .equ 0x00AC\r
+__ibcr0   .res.b 1             ;0000AD\r
+IBCR0    .equ 0x00AD\r
+__itba0  ; overlay symbol      ;0000AE\r
+ITBA0    .equ 0x00AE\r
+__itbal0   .res.b 1             ;0000AE\r
+ITBAL0    .equ 0x00AE\r
+__itbah0   .res.b 1             ;0000AF\r
+ITBAH0    .equ 0x00AF\r
+__itmk0  ; overlay symbol      ;0000B0\r
+ITMK0    .equ 0x00B0\r
+__itmkl0   .res.b 1             ;0000B0\r
+ITMKL0    .equ 0x00B0\r
+__itmkh0   .res.b 1             ;0000B1\r
+ITMKH0    .equ 0x00B1\r
+__isba0   .res.b 1             ;0000B2\r
+ISBA0    .equ 0x00B2\r
+__ismk0   .res.b 1             ;0000B3\r
+ISMK0    .equ 0x00B3\r
+__idar0   .res.b 1             ;0000B4\r
+IDAR0    .equ 0x00B4\r
+__iccr0   .res.b 1             ;0000B5\r
+ICCR0    .equ 0x00B5\r
+__ibsr1   .res.b 1             ;0000B6\r
+IBSR1    .equ 0x00B6\r
+__ibcr1   .res.b 1             ;0000B7\r
+IBCR1    .equ 0x00B7\r
+__itba1  ; overlay symbol      ;0000B8\r
+ITBA1    .equ 0x00B8\r
+__itbal1   .res.b 1             ;0000B8\r
+ITBAL1    .equ 0x00B8\r
+__itbah1   .res.b 1             ;0000B9\r
+ITBAH1    .equ 0x00B9\r
+__itmk1  ; overlay symbol      ;0000BA\r
+ITMK1    .equ 0x00BA\r
+__itmkl1   .res.b 1             ;0000BA\r
+ITMKL1    .equ 0x00BA\r
+__itmkh1   .res.b 1             ;0000BB\r
+ITMKH1    .equ 0x00BB\r
+__isba1   .res.b 1             ;0000BC\r
+ISBA1    .equ 0x00BC\r
+__ismk1   .res.b 1             ;0000BD\r
+ISMK1    .equ 0x00BD\r
+__idar1   .res.b 1             ;0000BE\r
+IDAR1    .equ 0x00BE\r
+__iccr1   .res.b 1             ;0000BF\r
+ICCR1    .equ 0x00BF\r
+__smr0   .res.b 1             ;0000C0\r
+SMR0    .equ 0x00C0\r
+__scr0   .res.b 1             ;0000C1\r
+SCR0    .equ 0x00C1\r
+__tdr0  ; overlay symbol      ;0000C2\r
+TDR0    .equ 0x00C2\r
+__rdr0   .res.b 1             ;0000C2\r
+RDR0    .equ 0x00C2\r
+__ssr0   .res.b 1             ;0000C3\r
+SSR0    .equ 0x00C3\r
+__eccr0   .res.b 1             ;0000C4\r
+ECCR0    .equ 0x00C4\r
+__escr0   .res.b 1             ;0000C5\r
+ESCR0    .equ 0x00C5\r
+__bgr0  ; overlay symbol      ;0000C6\r
+BGR0    .equ 0x00C6\r
+__bgrl0   .res.b 1             ;0000C6\r
+BGRL0    .equ 0x00C6\r
+__bgrh0   .res.b 1             ;0000C7\r
+BGRH0    .equ 0x00C7\r
+__esir0   .res.b 1             ;0000C8\r
+ESIR0    .equ 0x00C8\r
+ .org 0x0000cA\r
+__smr1   .res.b 1             ;0000CA\r
+SMR1    .equ 0x00CA\r
+__scr1   .res.b 1             ;0000CB\r
+SCR1    .equ 0x00CB\r
+__tdr1  ; overlay symbol      ;0000CC\r
+TDR1    .equ 0x00CC\r
+__rdr1   .res.b 1             ;0000CC\r
+RDR1    .equ 0x00CC\r
+__ssr1   .res.b 1             ;0000CD\r
+SSR1    .equ 0x00CD\r
+__eccr1   .res.b 1             ;0000CE\r
+ECCR1    .equ 0x00CE\r
+__escr1   .res.b 1             ;0000CF\r
+ESCR1    .equ 0x00CF\r
+__bgr1  ; overlay symbol      ;0000D0\r
+BGR1    .equ 0x00D0\r
+__bgrl1   .res.b 1             ;0000D0\r
+BGRL1    .equ 0x00D0\r
+__bgrh1   .res.b 1             ;0000D1\r
+BGRH1    .equ 0x00D1\r
+__esir1   .res.b 1             ;0000D2\r
+ESIR1    .equ 0x00D2\r
+ .org 0x0000d4\r
+__smr2   .res.b 1             ;0000D4\r
+SMR2    .equ 0x00D4\r
+__scr2   .res.b 1             ;0000D5\r
+SCR2    .equ 0x00D5\r
+__tdr2  ; overlay symbol      ;0000D6\r
+TDR2    .equ 0x00D6\r
+__rdr2   .res.b 1             ;0000D6\r
+RDR2    .equ 0x00D6\r
+__ssr2   .res.b 1             ;0000D7\r
+SSR2    .equ 0x00D7\r
+__eccr2   .res.b 1             ;0000D8\r
+ECCR2    .equ 0x00D8\r
+__escr2   .res.b 1             ;0000D9\r
+ESCR2    .equ 0x00D9\r
+__bgr2  ; overlay symbol      ;0000DA\r
+BGR2    .equ 0x00DA\r
+__bgrl2   .res.b 1             ;0000DA\r
+BGRL2    .equ 0x00DA\r
+__bgrh2   .res.b 1             ;0000DB\r
+BGRH2    .equ 0x00DB\r
+__esir2   .res.b 1             ;0000DC\r
+ESIR2    .equ 0x00DC\r
+ .org 0x0000de\r
+__smr3   .res.b 1             ;0000DE\r
+SMR3    .equ 0x00DE\r
+__scr3   .res.b 1             ;0000DF\r
+SCR3    .equ 0x00DF\r
+__tdr3  ; overlay symbol      ;0000E0\r
+TDR3    .equ 0x00E0\r
+__rdr3   .res.b 1             ;0000E0\r
+RDR3    .equ 0x00E0\r
+__ssr3   .res.b 1             ;0000E1\r
+SSR3    .equ 0x00E1\r
+__eccr3   .res.b 1             ;0000E2\r
+ECCR3    .equ 0x00E2\r
+__escr3   .res.b 1             ;0000E3\r
+ESCR3    .equ 0x00E3\r
+__bgr3  ; overlay symbol      ;0000E4\r
+BGR3    .equ 0x00E4\r
+__bgrl3   .res.b 1             ;0000E4\r
+BGRL3    .equ 0x00E4\r
+__bgrh3   .res.b 1             ;0000E5\r
+BGRH3    .equ 0x00E5\r
+__esir3   .res.b 1             ;0000E6\r
+ESIR3    .equ 0x00E6\r
+\r
+ .section DMADESCRIPTOR, DATA, locate=0x100  ;\r
+ .GLOBAL __bapl0,    __bapm0,    __baph0,    __dmacs0,   __ioa0,     __ioal0\r
+ .GLOBAL __ioah0,    __dct0,     __dctl0,    __dcth0,    __bapl1,    __bapm1\r
+ .GLOBAL __baph1,    __dmacs1,   __ioa1,     __ioal1,    __ioah1,    __dct1\r
+ .GLOBAL __dctl1,    __dcth1,    __bapl2,    __bapm2,    __baph2,    __dmacs2\r
+ .GLOBAL __ioa2,     __ioal2,    __ioah2,    __dct2,     __dctl2,    __dcth2\r
+ .GLOBAL __bapl3,    __bapm3,    __baph3,    __dmacs3,   __ioa3,     __ioal3\r
+ .GLOBAL __ioah3,    __dct3,     __dctl3,    __dcth3,    __bapl4,    __bapm4\r
+ .GLOBAL __baph4,    __dmacs4,   __ioa4,     __ioal4,    __ioah4,    __dct4\r
+ .GLOBAL __dctl4,    __dcth4,    __bapl5,    __bapm5,    __baph5,    __dmacs5\r
+ .GLOBAL __ioa5,     __ioal5,    __ioah5,    __dct5,     __dctl5,    __dcth5\r
+\r
+__bapl0   .res.b 1             ;000100\r
+BAPL0    .equ 0x0100\r
+__bapm0   .res.b 1             ;000101\r
+BAPM0    .equ 0x0101\r
+__baph0   .res.b 1             ;000102\r
+BAPH0    .equ 0x0102\r
+__dmacs0   .res.b 1             ;000103\r
+DMACS0    .equ 0x0103\r
+__ioa0  ; overlay symbol      ;000104\r
+IOA0    .equ 0x0104\r
+__ioal0   .res.b 1             ;000104\r
+IOAL0    .equ 0x0104\r
+__ioah0   .res.b 1             ;000105\r
+IOAH0    .equ 0x0105\r
+__dct0  ; overlay symbol      ;000106\r
+DCT0    .equ 0x0106\r
+__dctl0   .res.b 1             ;000106\r
+DCTL0    .equ 0x0106\r
+__dcth0   .res.b 1             ;000107\r
+DCTH0    .equ 0x0107\r
+__bapl1   .res.b 1             ;000108\r
+BAPL1    .equ 0x0108\r
+__bapm1   .res.b 1             ;000109\r
+BAPM1    .equ 0x0109\r
+__baph1   .res.b 1             ;00010A\r
+BAPH1    .equ 0x010A\r
+__dmacs1   .res.b 1             ;00010B\r
+DMACS1    .equ 0x010B\r
+__ioa1  ; overlay symbol      ;00010C\r
+IOA1    .equ 0x010C\r
+__ioal1   .res.b 1             ;00010C\r
+IOAL1    .equ 0x010C\r
+__ioah1   .res.b 1             ;00010D\r
+IOAH1    .equ 0x010D\r
+__dct1  ; overlay symbol      ;00010E\r
+DCT1    .equ 0x010E\r
+__dctl1   .res.b 1             ;00010E\r
+DCTL1    .equ 0x010E\r
+__dcth1   .res.b 1             ;00010F\r
+DCTH1    .equ 0x010F\r
+__bapl2   .res.b 1             ;000110\r
+BAPL2    .equ 0x0110\r
+__bapm2   .res.b 1             ;000111\r
+BAPM2    .equ 0x0111\r
+__baph2   .res.b 1             ;000112\r
+BAPH2    .equ 0x0112\r
+__dmacs2   .res.b 1             ;000113\r
+DMACS2    .equ 0x0113\r
+__ioa2  ; overlay symbol      ;000114\r
+IOA2    .equ 0x0114\r
+__ioal2   .res.b 1             ;000114\r
+IOAL2    .equ 0x0114\r
+__ioah2   .res.b 1             ;000115\r
+IOAH2    .equ 0x0115\r
+__dct2  ; overlay symbol      ;000116\r
+DCT2    .equ 0x0116\r
+__dctl2   .res.b 1             ;000116\r
+DCTL2    .equ 0x0116\r
+__dcth2   .res.b 1             ;000117\r
+DCTH2    .equ 0x0117\r
+__bapl3   .res.b 1             ;000118\r
+BAPL3    .equ 0x0118\r
+__bapm3   .res.b 1             ;000119\r
+BAPM3    .equ 0x0119\r
+__baph3   .res.b 1             ;00011A\r
+BAPH3    .equ 0x011A\r
+__dmacs3   .res.b 1             ;00011B\r
+DMACS3    .equ 0x011B\r
+__ioa3  ; overlay symbol      ;00011C\r
+IOA3    .equ 0x011C\r
+__ioal3   .res.b 1             ;00011C\r
+IOAL3    .equ 0x011C\r
+__ioah3   .res.b 1             ;00011D\r
+IOAH3    .equ 0x011D\r
+__dct3  ; overlay symbol      ;00011E\r
+DCT3    .equ 0x011E\r
+__dctl3   .res.b 1             ;00011E\r
+DCTL3    .equ 0x011E\r
+__dcth3   .res.b 1             ;00011F\r
+DCTH3    .equ 0x011F\r
+__bapl4   .res.b 1             ;000120\r
+BAPL4    .equ 0x0120\r
+__bapm4   .res.b 1             ;000121\r
+BAPM4    .equ 0x0121\r
+__baph4   .res.b 1             ;000122\r
+BAPH4    .equ 0x0122\r
+__dmacs4   .res.b 1             ;000123\r
+DMACS4    .equ 0x0123\r
+__ioa4  ; overlay symbol      ;000124\r
+IOA4    .equ 0x0124\r
+__ioal4   .res.b 1             ;000124\r
+IOAL4    .equ 0x0124\r
+__ioah4   .res.b 1             ;000125\r
+IOAH4    .equ 0x0125\r
+__dct4  ; overlay symbol      ;000126\r
+DCT4    .equ 0x0126\r
+__dctl4   .res.b 1             ;000126\r
+DCTL4    .equ 0x0126\r
+__dcth4   .res.b 1             ;000127\r
+DCTH4    .equ 0x0127\r
+__bapl5   .res.b 1             ;000128\r
+BAPL5    .equ 0x0128\r
+__bapm5   .res.b 1             ;000129\r
+BAPM5    .equ 0x0129\r
+__baph5   .res.b 1             ;00012A\r
+BAPH5    .equ 0x012A\r
+__dmacs5   .res.b 1             ;00012B\r
+DMACS5    .equ 0x012B\r
+__ioa5  ; overlay symbol      ;00012C\r
+IOA5    .equ 0x012C\r
+__ioal5   .res.b 1             ;00012C\r
+IOAL5    .equ 0x012C\r
+__ioah5   .res.b 1             ;00012D\r
+IOAH5    .equ 0x012D\r
+__dct5  ; overlay symbol      ;00012E\r
+DCT5    .equ 0x012E\r
+__dctl5   .res.b 1             ;00012E\r
+DCTL5    .equ 0x012E\r
+__dcth5   .res.b 1             ;00012F\r
+DCTH5    .equ 0x012F\r
+\r
+ .section IOXTND, DATA, locate=0x380  ;\r
+ .GLOBAL __disel0,   __disel1,   __disel2,   __disel3,   __disel4,   __disel5\r
+ .GLOBAL __dsr,      __dsrl,     __dsrh,     __dssr,     __dssrl,    __dssrh\r
+ .GLOBAL __der,      __derl,     __derh,     __icr,      __ilr,      __idx\r
+ .GLOBAL __tbr,      __tbrl,     __tbrh,     __dirr,     __nmi,      __edsu2\r
+ .GLOBAL __romm,     __edsu,     __pfcs0,    __pfcs1,    __pfcs2,    __pfcs3\r
+ .GLOBAL __pfal0,    __pfam0,    __pfah0,    __pfal1,    __pfam1,    __pfah1\r
+ .GLOBAL __pfal2,    __pfam2,    __pfah2,    __pfal3,    __pfam3,    __pfah3\r
+ .GLOBAL __pfal4,    __pfam4,    __pfah4,    __pfal5,    __pfam5,    __pfah5\r
+ .GLOBAL __pfal6,    __pfam6,    __pfah6,    __pfal7,    __pfam7,    __pfah7\r
+ .GLOBAL __pfd0,     __pfdl0,    __pfdh0,    __pfd1,     __pfdl1,    __pfdh1\r
+ .GLOBAL __pfd2,     __pfdl2,    __pfdh2,    __pfd3,     __pfdl3,    __pfdh3\r
+ .GLOBAL __pfd4,     __pfdl4,    __pfdh4,    __pfd5,     __pfdl5,    __pfdh5\r
+ .GLOBAL __pfd6,     __pfdl6,    __pfdh6,    __pfd7,     __pfdl7,    __pfdh7\r
+ .GLOBAL __mfmcs,    __mfmtc,    __mfmtcl,   __mfmtch,   __sfmcs,    __sfmtc\r
+ .GLOBAL __sfmtcl,   __sfmtch,   __fmwc0,    __fmwc1,    __fmwc2,    __fmwc3\r
+ .GLOBAL __fmwc4,    __fmwc5,    __smcr,     __cksr,     __ckssr,    __ckmr\r
+ .GLOBAL __ckfcr,    __ckfcrl,   __ckfcrh,   __pllcr,    __pllcrl,   __pllcrh\r
+ .GLOBAL __rctcr,    __mctcr,    __rccsrc,   __rcr,      __rccsr,    __wdtc\r
+ .GLOBAL __wdtcp,    __coar,     __cocr0,    __cocr1,    __cmcr,     __cmpr\r
+ .GLOBAL __cmprl,    __cmprh,    __vrcr,     __ddr00,    __ddr01,    __ddr02\r
+ .GLOBAL __ddr03,    __ddr04,    __ddr05,    __ddr06,    __ddr07,    __ddr08\r
+ .GLOBAL __ddr09,    __ddr10,    __pier00,   __pier01,   __pier02,   __pier03\r
+ .GLOBAL __pier04,   __pier05,   __pier06,   __pier07,   __pier08,   __pier09\r
+ .GLOBAL __pier10,   __pilr00,   __pilr01,   __pilr02,   __pilr03,   __pilr04\r
+ .GLOBAL __pilr05,   __pilr06,   __pilr07,   __pilr08,   __pilr09,   __pilr10\r
+ .GLOBAL __epilr00,  __epilr01,  __epilr02,  __epilr03,  __epilr04,  __epilr05\r
+ .GLOBAL __epilr06,  __epilr07,  __epilr08,  __epilr09,  __epilr10,  __podr00\r
+ .GLOBAL __podr01,   __podr02,   __podr03,   __podr04,   __podr05,   __podr06\r
+ .GLOBAL __podr07,   __podr08,   __podr09,   __podr10,   __phdr08,   __phdr09\r
+ .GLOBAL __phdr10,   __pucr00,   __pucr01,   __pucr02,   __pucr03,   __pucr04\r
+ .GLOBAL __pucr05,   __pucr06,   __pucr07,   __pucr08,   __pucr09,   __pucr10\r
+ .GLOBAL __epsr00,   __epsr01,   __epsr02,   __epsr03,   __epsr04,   __epsr05\r
+ .GLOBAL __epsr06,   __epsr07,   __epsr08,   __epsr09,   __epsr10,   __ader0\r
+ .GLOBAL __ader1,    __ader2,    __prrr0,    __prrr1,    __prrr2,    __prrr3\r
+ .GLOBAL __prrr4,    __prrr5,    __prrr6,    __prrr7,    __prrr8,    __prrr9\r
+ .GLOBAL __wtbr0,    __wtbrl0,   __wtbrh0,   __wtbr1,    __wtsr,     __wtmr\r
+ .GLOBAL __wthr,     __wtcer,    __wtcksr,   __wtcr,     __wtcrl,    __wtcrh\r
+ .GLOBAL __cucr,     __cutd,     __cutdl,    __cutdh,    __cutr,     __cutr2\r
+ .GLOBAL __cutr2l,   __cutr2h,   __cutr1,    __cutr1l,   __cutr1h,   __tmisr\r
+ .GLOBAL __smr7,     __scr7,     __tdr7,     __rdr7,     __ssr7,     __eccr7\r
+ .GLOBAL __escr7,    __bgr7,     __bgrl7,    __bgrh7,    __esir7,    __smr8\r
+ .GLOBAL __scr8,     __tdr8,     __rdr8,     __ssr8,     __eccr8,    __escr8\r
+ .GLOBAL __bgr8,     __bgrl8,    __bgrh8,    __esir8,    __smr9,     __scr9\r
+ .GLOBAL __tdr9,     __rdr9,     __ssr9,     __eccr9,    __escr9,    __bgr9\r
+ .GLOBAL __bgrl9,    __bgrh9,    __esir9,    __acsr0,    __aecsr0,   __acsr1\r
+ .GLOBAL __aecsr1,   __ptmr6,    __pcsr6,    __pdut6,    __pcn6,     __pcnl6\r
+ .GLOBAL __pcnh6,    __ptmr7,    __pcsr7,    __pdut7,    __pcn7,     __pcnl7\r
+ .GLOBAL __pcnh7,    __gcn12,    __gcn1l2,   __gcn1h2,   __gcn22,    __gcn2l2\r
+ .GLOBAL __gcn2h2,   __ptmr8,    __pcsr8,    __pdut8,    __pcn8,     __pcnl8\r
+ .GLOBAL __pcnh8,    __ptmr9,    __pcsr9,    __pdut9,    __pcn9,     __pcnl9\r
+ .GLOBAL __pcnh9,    __ptmr10,   __pcsr10,   __pdut10,   __pcn10,    __pcnl10\r
+ .GLOBAL __pcnh10,   __ptmr11,   __pcsr11,   __pdut11,   __pcn11,    __pcnl11\r
+ .GLOBAL __pcnh11,   __gcn13,    __gcn1l3,   __gcn1h3,   __gcn23,    __gcn2l3\r
+ .GLOBAL __gcn2h3,   __ptmr12,   __pcsr12,   __pdut12,   __pcn12,    __pcnl12\r
+ .GLOBAL __pcnh12,   __ptmr13,   __pcsr13,   __pdut13,   __pcn13,    __pcnl13\r
+ .GLOBAL __pcnh13,   __ptmr14,   __pcsr14,   __pdut14,   __pcn14,    __pcnl14\r
+ .GLOBAL __pcnh14,   __ptmr15,   __pcsr15,   __pdut15,   __pcn15,    __pcnl15\r
+ .GLOBAL __pcnh15,   __prrr10,   __prrr11,   __prrr12,   __prrr13,   __eac0\r
+ .GLOBAL __eacl0,    __each0,    __eac1,     __eacl1,    __each1,    __eac2\r
+ .GLOBAL __eacl2,    __each2,    __eac3,     __eacl3,    __each3,    __eac4\r
+ .GLOBAL __eacl4,    __each4,    __eac5,     __eacl5,    __each5,    __eas2\r
+ .GLOBAL __eas3,     __eas4,     __eas5,     __ebm,      __ebcf,     __ebae0\r
+ .GLOBAL __ebae1,    __ebae2,    __ebcs,     __ctrlr0,   __ctrlrl0,  __ctrlrh0\r
+ .GLOBAL __statr0,   __statrl0,  __statrh0,  __errcnt0,  __errcntl0, __errcnth0\r
+ .GLOBAL __btr0,     __btrl0,    __btrh0,    __intr0,    __intrl0,   __intrh0\r
+ .GLOBAL __testr0,   __testrl0,  __testrh0,  __brper0,   __brperl0,  __brperh0\r
+ .GLOBAL __if1creq0, __if1creql0, __if1creqh0, __if1cmsk0, __if1cmskl0, __if1cmskh0\r
+ .GLOBAL __if1msk0,  __if1msk10, __if1msk1l0, __if1msk1h0, __if1msk20, __if1msk2l0\r
+ .GLOBAL __if1msk2h0, __if1arb0,  __if1arb10, __if1arb1l0, __if1arb1h0, __if1arb20\r
+ .GLOBAL __if1arb2l0, __if1arb2h0, __if1mctr0, __if1mctrl0, __if1mctrh0, __if1dta0\r
+ .GLOBAL __if1dta10, __if1dta1l0, __if1dta1h0, __if1dta20, __if1dta2l0, __if1dta2h0\r
+ .GLOBAL __if1dtb0,  __if1dtb10, __if1dtb1l0, __if1dtb1h0, __if1dtb20, __if1dtb2l0\r
+ .GLOBAL __if1dtb2h0, __if2creq0, __if2creql0, __if2creqh0, __if2cmsk0, __if2cmskl0\r
+ .GLOBAL __if2cmskh0, __if2msk0,  __if2msk10, __if2msk1l0, __if2msk1h0, __if2msk20\r
+ .GLOBAL __if2msk2l0, __if2msk2h0, __if2arb0,  __if2arb10, __if2arb1l0, __if2arb1h0\r
+ .GLOBAL __if2arb20, __if2arb2l0, __if2arb2h0, __if2mctr0, __if2mctrl0, __if2mctrh0\r
+ .GLOBAL __if2dta0,  __if2dta10, __if2dta1l0, __if2dta1h0, __if2dta20, __if2dta2l0\r
+ .GLOBAL __if2dta2h0, __if2dtb0,  __if2dtb10, __if2dtb1l0, __if2dtb1h0, __if2dtb20\r
+ .GLOBAL __if2dtb2l0, __if2dtb2h0, __treqr0,   __treqr10,  __treqr1l0, __treqr1h0\r
+ .GLOBAL __treqr20,  __treqr2l0, __treqr2h0, __newdt0,   __newdt10,  __newdt1l0\r
+ .GLOBAL __newdt1h0, __newdt20,  __newdt2l0, __newdt2h0, __intpnd0,  __intpnd10\r
+ .GLOBAL __intpnd1l0, __intpnd1h0, __intpnd20, __intpnd2l0, __intpnd2h0, __msgval0\r
+ .GLOBAL __msgval10, __msgval1l0, __msgval1h0, __msgval20, __msgval2l0, __msgval2h0\r
+ .GLOBAL __coer0,    __ctrlr1,   __ctrlrl1,  __ctrlrh1,  __statr1,   __statrl1\r
+ .GLOBAL __statrh1,  __errcnt1,  __errcntl1, __errcnth1, __btr1,     __btrl1\r
+ .GLOBAL __btrh1,    __intr1,    __intrl1,   __intrh1,   __testr1,   __testrl1\r
+ .GLOBAL __testrh1,  __brper1,   __brperl1,  __brperh1,  __if1creq1, __if1creql1\r
+ .GLOBAL __if1creqh1, __if1cmsk1, __if1cmskl1, __if1cmskh1, __if1msk1,  __if1msk11\r
+ .GLOBAL __if1msk1l1, __if1msk1h1, __if1msk21, __if1msk2l1, __if1msk2h1, __if1arb1\r
+ .GLOBAL __if1arb11, __if1arb1l1, __if1arb1h1, __if1arb21, __if1arb2l1, __if1arb2h1\r
+ .GLOBAL __if1mctr1, __if1mctrl1, __if1mctrh1, __if1dta1,  __if1dta11, __if1dta1l1\r
+ .GLOBAL __if1dta1h1, __if1dta21, __if1dta2l1, __if1dta2h1, __if1dtb1,  __if1dtb11\r
+ .GLOBAL __if1dtb1l1, __if1dtb1h1, __if1dtb21, __if1dtb2l1, __if1dtb2h1, __if2creq1\r
+ .GLOBAL __if2creql1, __if2creqh1, __if2cmsk1, __if2cmskl1, __if2cmskh1, __if2msk1\r
+ .GLOBAL __if2msk11, __if2msk1l1, __if2msk1h1, __if2msk21, __if2msk2l1, __if2msk2h1\r
+ .GLOBAL __if2arb1,  __if2arb11, __if2arb1l1, __if2arb1h1, __if2arb21, __if2arb2l1\r
+ .GLOBAL __if2arb2h1, __if2mctr1, __if2mctrl1, __if2mctrh1, __if2dta1,  __if2dta11\r
+ .GLOBAL __if2dta1l1, __if2dta1h1, __if2dta21, __if2dta2l1, __if2dta2h1, __if2dtb1\r
+ .GLOBAL __if2dtb11, __if2dtb1l1, __if2dtb1h1, __if2dtb21, __if2dtb2l1, __if2dtb2h1\r
+ .GLOBAL __treqr1,   __treqr11,  __treqr1l1, __treqr1h1, __treqr21,  __treqr2l1\r
+ .GLOBAL __treqr2h1, __newdt1,   __newdt11,  __newdt1l1, __newdt1h1, __newdt21\r
+ .GLOBAL __newdt2l1, __newdt2h1, __intpnd1,  __intpnd11, __intpnd1l1, __intpnd1h1\r
+ .GLOBAL __intpnd21, __intpnd2l1, __intpnd2h1, __msgval1,  __msgval11, __msgval1l1\r
+ .GLOBAL __msgval1h1, __msgval21, __msgval2l1, __msgval2h1, __coer1\r
+\r
+__disel0   .res.b 1             ;000380\r
+DISEL0    .equ 0x0380\r
+__disel1   .res.b 1             ;000381\r
+DISEL1    .equ 0x0381\r
+__disel2   .res.b 1             ;000382\r
+DISEL2    .equ 0x0382\r
+__disel3   .res.b 1             ;000383\r
+DISEL3    .equ 0x0383\r
+__disel4   .res.b 1             ;000384\r
+DISEL4    .equ 0x0384\r
+__disel5   .res.b 1             ;000385\r
+DISEL5    .equ 0x0385\r
+ .org 0x000390\r
+__dsr  ; overlay symbol      ;000390\r
+DSR    .equ 0x0390\r
+__dsrl   .res.b 1             ;000390\r
+DSRL    .equ 0x0390\r
+__dsrh   .res.b 1             ;000391\r
+DSRH    .equ 0x0391\r
+__dssr  ; overlay symbol      ;000392\r
+DSSR    .equ 0x0392\r
+__dssrl   .res.b 1             ;000392\r
+DSSRL    .equ 0x0392\r
+__dssrh   .res.b 1             ;000393\r
+DSSRH    .equ 0x0393\r
+__der  ; overlay symbol      ;000394\r
+DER    .equ 0x0394\r
+__derl   .res.b 1             ;000394\r
+DERL    .equ 0x0394\r
+__derh   .res.b 1             ;000395\r
+DERH    .equ 0x0395\r
+ .org 0x0003a0\r
+__icr  ; overlay symbol      ;0003A0\r
+ICR    .equ 0x03A0\r
+__ilr   .res.b 1             ;0003A0\r
+ILR    .equ 0x03A0\r
+__idx   .res.b 1             ;0003A1\r
+IDX    .equ 0x03A1\r
+__tbr  ; overlay symbol      ;0003A2\r
+TBR    .equ 0x03A2\r
+__tbrl   .res.b 1             ;0003A2\r
+TBRL    .equ 0x03A2\r
+__tbrh   .res.b 1             ;0003A3\r
+TBRH    .equ 0x03A3\r
+__dirr   .res.b 1             ;0003A4\r
+DIRR    .equ 0x03A4\r
+__nmi   .res.b 1             ;0003A5\r
+NMI    .equ 0x03A5\r
+ .org 0x0003ac\r
+__edsu2   .res.b 2             ;0003AC\r
+EDSU2    .equ 0x03AC\r
+__romm   .res.b 1             ;0003AE\r
+ROMM    .equ 0x03AE\r
+__edsu   .res.b 1             ;0003AF\r
+EDSU    .equ 0x03AF\r
+__pfcs0   .res.b 2             ;0003B0\r
+PFCS0    .equ 0x03B0\r
+__pfcs1   .res.b 2             ;0003B2\r
+PFCS1    .equ 0x03B2\r
+__pfcs2   .res.b 2             ;0003B4\r
+PFCS2    .equ 0x03B4\r
+__pfcs3   .res.b 2             ;0003B6\r
+PFCS3    .equ 0x03B6\r
+__pfal0   .res.b 1             ;0003B8\r
+PFAL0    .equ 0x03B8\r
+__pfam0   .res.b 1             ;0003B9\r
+PFAM0    .equ 0x03B9\r
+__pfah0   .res.b 1             ;0003BA\r
+PFAH0    .equ 0x03BA\r
+__pfal1   .res.b 1             ;0003BB\r
+PFAL1    .equ 0x03BB\r
+__pfam1   .res.b 1             ;0003BC\r
+PFAM1    .equ 0x03BC\r
+__pfah1   .res.b 1             ;0003BD\r
+PFAH1    .equ 0x03BD\r
+__pfal2   .res.b 1             ;0003BE\r
+PFAL2    .equ 0x03BE\r
+__pfam2   .res.b 1             ;0003BF\r
+PFAM2    .equ 0x03BF\r
+__pfah2   .res.b 1             ;0003C0\r
+PFAH2    .equ 0x03C0\r
+__pfal3   .res.b 1             ;0003C1\r
+PFAL3    .equ 0x03C1\r
+__pfam3   .res.b 1             ;0003C2\r
+PFAM3    .equ 0x03C2\r
+__pfah3   .res.b 1             ;0003C3\r
+PFAH3    .equ 0x03C3\r
+__pfal4   .res.b 1             ;0003C4\r
+PFAL4    .equ 0x03C4\r
+__pfam4   .res.b 1             ;0003C5\r
+PFAM4    .equ 0x03C5\r
+__pfah4   .res.b 1             ;0003C6\r
+PFAH4    .equ 0x03C6\r
+__pfal5   .res.b 1             ;0003C7\r
+PFAL5    .equ 0x03C7\r
+__pfam5   .res.b 1             ;0003C8\r
+PFAM5    .equ 0x03C8\r
+__pfah5   .res.b 1             ;0003C9\r
+PFAH5    .equ 0x03C9\r
+__pfal6   .res.b 1             ;0003CA\r
+PFAL6    .equ 0x03CA\r
+__pfam6   .res.b 1             ;0003CB\r
+PFAM6    .equ 0x03CB\r
+__pfah6   .res.b 1             ;0003CC\r
+PFAH6    .equ 0x03CC\r
+__pfal7   .res.b 1             ;0003CD\r
+PFAL7    .equ 0x03CD\r
+__pfam7   .res.b 1             ;0003CE\r
+PFAM7    .equ 0x03CE\r
+__pfah7   .res.b 1             ;0003CF\r
+PFAH7    .equ 0x03CF\r
+__pfd0  ; overlay symbol      ;0003D0\r
+PFD0    .equ 0x03D0\r
+__pfdl0   .res.b 1             ;0003D0\r
+PFDL0    .equ 0x03D0\r
+__pfdh0   .res.b 1             ;0003D1\r
+PFDH0    .equ 0x03D1\r
+__pfd1  ; overlay symbol      ;0003D2\r
+PFD1    .equ 0x03D2\r
+__pfdl1   .res.b 1             ;0003D2\r
+PFDL1    .equ 0x03D2\r
+__pfdh1   .res.b 1             ;0003D3\r
+PFDH1    .equ 0x03D3\r
+__pfd2  ; overlay symbol      ;0003D4\r
+PFD2    .equ 0x03D4\r
+__pfdl2   .res.b 1             ;0003D4\r
+PFDL2    .equ 0x03D4\r
+__pfdh2   .res.b 1             ;0003D5\r
+PFDH2    .equ 0x03D5\r
+__pfd3  ; overlay symbol      ;0003D6\r
+PFD3    .equ 0x03D6\r
+__pfdl3   .res.b 1             ;0003D6\r
+PFDL3    .equ 0x03D6\r
+__pfdh3   .res.b 1             ;0003D7\r
+PFDH3    .equ 0x03D7\r
+__pfd4  ; overlay symbol      ;0003D8\r
+PFD4    .equ 0x03D8\r
+__pfdl4   .res.b 1             ;0003D8\r
+PFDL4    .equ 0x03D8\r
+__pfdh4   .res.b 1             ;0003D9\r
+PFDH4    .equ 0x03D9\r
+__pfd5  ; overlay symbol      ;0003DA\r
+PFD5    .equ 0x03DA\r
+__pfdl5   .res.b 1             ;0003DA\r
+PFDL5    .equ 0x03DA\r
+__pfdh5   .res.b 1             ;0003DB\r
+PFDH5    .equ 0x03DB\r
+__pfd6  ; overlay symbol      ;0003DC\r
+PFD6    .equ 0x03DC\r
+__pfdl6   .res.b 1             ;0003DC\r
+PFDL6    .equ 0x03DC\r
+__pfdh6   .res.b 1             ;0003DD\r
+PFDH6    .equ 0x03DD\r
+__pfd7  ; overlay symbol      ;0003DE\r
+PFD7    .equ 0x03DE\r
+__pfdl7   .res.b 1             ;0003DE\r
+PFDL7    .equ 0x03DE\r
+__pfdh7   .res.b 1             ;0003DF\r
+PFDH7    .equ 0x03DF\r
+ .org 0x0003f1\r
+__mfmcs   .res.b 1             ;0003F1\r
+MFMCS    .equ 0x03F1\r
+__mfmtc  ; overlay symbol      ;0003F2\r
+MFMTC    .equ 0x03F2\r
+__mfmtcl   .res.b 1             ;0003F2\r
+MFMTCL    .equ 0x03F2\r
+__mfmtch   .res.b 1             ;0003F3\r
+MFMTCH    .equ 0x03F3\r
+ .org 0x0003f5\r
+__sfmcs   .res.b 1             ;0003F5\r
+SFMCS    .equ 0x03F5\r
+__sfmtc  ; overlay symbol      ;0003F6\r
+SFMTC    .equ 0x03F6\r
+__sfmtcl   .res.b 1             ;0003F6\r
+SFMTCL    .equ 0x03F6\r
+__sfmtch   .res.b 1             ;0003F7\r
+SFMTCH    .equ 0x03F7\r
+__fmwc0   .res.b 1             ;0003F8\r
+FMWC0    .equ 0x03F8\r
+__fmwc1   .res.b 1             ;0003F9\r
+FMWC1    .equ 0x03F9\r
+__fmwc2   .res.b 1             ;0003FA\r
+FMWC2    .equ 0x03FA\r
+__fmwc3   .res.b 1             ;0003FB\r
+FMWC3    .equ 0x03FB\r
+__fmwc4   .res.b 1             ;0003FC\r
+FMWC4    .equ 0x03FC\r
+__fmwc5   .res.b 1             ;0003FD\r
+FMWC5    .equ 0x03FD\r
+ .org 0x000400\r
+__smcr   .res.b 1             ;000400\r
+SMCR    .equ 0x0400\r
+__cksr   .res.b 1             ;000401\r
+CKSR    .equ 0x0401\r
+__ckssr   .res.b 1             ;000402\r
+CKSSR    .equ 0x0402\r
+__ckmr   .res.b 1             ;000403\r
+CKMR    .equ 0x0403\r
+__ckfcr  ; overlay symbol      ;000404\r
+CKFCR    .equ 0x0404\r
+__ckfcrl   .res.b 1             ;000404\r
+CKFCRL    .equ 0x0404\r
+__ckfcrh   .res.b 1             ;000405\r
+CKFCRH    .equ 0x0405\r
+__pllcr  ; overlay symbol      ;000406\r
+PLLCR    .equ 0x0406\r
+__pllcrl   .res.b 1             ;000406\r
+PLLCRL    .equ 0x0406\r
+__pllcrh   .res.b 1             ;000407\r
+PLLCRH    .equ 0x0407\r
+__rctcr   .res.b 1             ;000408\r
+RCTCR    .equ 0x0408\r
+__mctcr   .res.b 1             ;000409\r
+MCTCR    .equ 0x0409\r
+ .org 0x00040b\r
+__rccsrc   .res.b 1             ;00040B\r
+RCCSRC    .equ 0x040B\r
+__rcr   .res.b 1             ;00040C\r
+RCR    .equ 0x040C\r
+__rccsr   .res.b 1             ;00040D\r
+RCCSR    .equ 0x040D\r
+__wdtc   .res.b 1             ;00040E\r
+WDTC    .equ 0x040E\r
+__wdtcp   .res.b 1             ;00040F\r
+WDTCP    .equ 0x040F\r
+ .org 0x000415\r
+__coar   .res.b 1             ;000415\r
+COAR    .equ 0x0415\r
+__cocr0   .res.b 1             ;000416\r
+COCR0    .equ 0x0416\r
+__cocr1   .res.b 1             ;000417\r
+COCR1    .equ 0x0417\r
+__cmcr   .res.b 1             ;000418\r
+CMCR    .equ 0x0418\r
+ .org 0x00041a\r
+__cmpr  ; overlay symbol      ;00041A\r
+CMPR    .equ 0x041A\r
+__cmprl   .res.b 1             ;00041A\r
+CMPRL    .equ 0x041A\r
+__cmprh   .res.b 1             ;00041B\r
+CMPRH    .equ 0x041B\r
+ .org 0x00042c\r
+__vrcr   .res.b 1             ;00042C\r
+VRCR    .equ 0x042C\r
+ .org 0x000430\r
+__ddr00   .res.b 1             ;000430\r
+DDR00    .equ 0x0430\r
+__ddr01   .res.b 1             ;000431\r
+DDR01    .equ 0x0431\r
+__ddr02   .res.b 1             ;000432\r
+DDR02    .equ 0x0432\r
+__ddr03   .res.b 1             ;000433\r
+DDR03    .equ 0x0433\r
+__ddr04   .res.b 1             ;000434\r
+DDR04    .equ 0x0434\r
+__ddr05   .res.b 1             ;000435\r
+DDR05    .equ 0x0435\r
+__ddr06   .res.b 1             ;000436\r
+DDR06    .equ 0x0436\r
+__ddr07   .res.b 1             ;000437\r
+DDR07    .equ 0x0437\r
+__ddr08   .res.b 1             ;000438\r
+DDR08    .equ 0x0438\r
+__ddr09   .res.b 1             ;000439\r
+DDR09    .equ 0x0439\r
+__ddr10   .res.b 1             ;00043A\r
+DDR10    .equ 0x043A\r
+ .org 0x000444\r
+__pier00   .res.b 1             ;000444\r
+PIER00    .equ 0x0444\r
+__pier01   .res.b 1             ;000445\r
+PIER01    .equ 0x0445\r
+__pier02   .res.b 1             ;000446\r
+PIER02    .equ 0x0446\r
+__pier03   .res.b 1             ;000447\r
+PIER03    .equ 0x0447\r
+__pier04   .res.b 1             ;000448\r
+PIER04    .equ 0x0448\r
+__pier05   .res.b 1             ;000449\r
+PIER05    .equ 0x0449\r
+__pier06   .res.b 1             ;00044A\r
+PIER06    .equ 0x044A\r
+__pier07   .res.b 1             ;00044B\r
+PIER07    .equ 0x044B\r
+__pier08   .res.b 1             ;00044C\r
+PIER08    .equ 0x044C\r
+__pier09   .res.b 1             ;00044D\r
+PIER09    .equ 0x044D\r
+__pier10   .res.b 1             ;00044E\r
+PIER10    .equ 0x044E\r
+ .org 0x000458\r
+__pilr00   .res.b 1             ;000458\r
+PILR00    .equ 0x0458\r
+__pilr01   .res.b 1             ;000459\r
+PILR01    .equ 0x0459\r
+__pilr02   .res.b 1             ;00045A\r
+PILR02    .equ 0x045A\r
+__pilr03   .res.b 1             ;00045B\r
+PILR03    .equ 0x045B\r
+__pilr04   .res.b 1             ;00045C\r
+PILR04    .equ 0x045C\r
+__pilr05   .res.b 1             ;00045D\r
+PILR05    .equ 0x045D\r
+__pilr06   .res.b 1             ;00045E\r
+PILR06    .equ 0x045E\r
+__pilr07   .res.b 1             ;00045F\r
+PILR07    .equ 0x045F\r
+__pilr08   .res.b 1             ;000460\r
+PILR08    .equ 0x0460\r
+__pilr09   .res.b 1             ;000461\r
+PILR09    .equ 0x0461\r
+__pilr10   .res.b 1             ;000462\r
+PILR10    .equ 0x0462\r
+ .org 0x00046C\r
+__epilr00   .res.b 1             ;00046C\r
+EPILR00    .equ 0x046C\r
+__epilr01   .res.b 1             ;00046D\r
+EPILR01    .equ 0x046D\r
+__epilr02   .res.b 1             ;00046E\r
+EPILR02    .equ 0x046E\r
+__epilr03   .res.b 1             ;00046F\r
+EPILR03    .equ 0x046F\r
+__epilr04   .res.b 1             ;000470\r
+EPILR04    .equ 0x0470\r
+__epilr05   .res.b 1             ;000471\r
+EPILR05    .equ 0x0471\r
+__epilr06   .res.b 1             ;000472\r
+EPILR06    .equ 0x0472\r
+__epilr07   .res.b 1             ;000473\r
+EPILR07    .equ 0x0473\r
+__epilr08   .res.b 1             ;000474\r
+EPILR08    .equ 0x0474\r
+__epilr09   .res.b 1             ;000475\r
+EPILR09    .equ 0x0475\r
+__epilr10   .res.b 1             ;000476\r
+EPILR10    .equ 0x0476\r
+ .org 0x000480\r
+__podr00   .res.b 1             ;000480\r
+PODR00    .equ 0x0480\r
+__podr01   .res.b 1             ;000481\r
+PODR01    .equ 0x0481\r
+__podr02   .res.b 1             ;000482\r
+PODR02    .equ 0x0482\r
+__podr03   .res.b 1             ;000483\r
+PODR03    .equ 0x0483\r
+__podr04   .res.b 1             ;000484\r
+PODR04    .equ 0x0484\r
+__podr05   .res.b 1             ;000485\r
+PODR05    .equ 0x0485\r
+__podr06   .res.b 1             ;000486\r
+PODR06    .equ 0x0486\r
+__podr07   .res.b 1             ;000487\r
+PODR07    .equ 0x0487\r
+__podr08   .res.b 1             ;000488\r
+PODR08    .equ 0x0488\r
+__podr09   .res.b 1             ;000489\r
+PODR09    .equ 0x0489\r
+__podr10   .res.b 1             ;00048A\r
+PODR10    .equ 0x048A\r
+ .org 0x00049C\r
+__phdr08   .res.b 1             ;00049C\r
+PHDR08    .equ 0x049C\r
+__phdr09   .res.b 1             ;00049D\r
+PHDR09    .equ 0x049D\r
+__phdr10   .res.b 1             ;00049E\r
+PHDR10    .equ 0x049E\r
+ .org 0x0004A8\r
+__pucr00   .res.b 1             ;0004A8\r
+PUCR00    .equ 0x04A8\r
+__pucr01   .res.b 1             ;0004A9\r
+PUCR01    .equ 0x04A9\r
+__pucr02   .res.b 1             ;0004AA\r
+PUCR02    .equ 0x04AA\r
+__pucr03   .res.b 1             ;0004AB\r
+PUCR03    .equ 0x04AB\r
+__pucr04   .res.b 1             ;0004AC\r
+PUCR04    .equ 0x04AC\r
+__pucr05   .res.b 1             ;0004AD\r
+PUCR05    .equ 0x04AD\r
+__pucr06   .res.b 1             ;0004AE\r
+PUCR06    .equ 0x04AE\r
+__pucr07   .res.b 1             ;0004AF\r
+PUCR07    .equ 0x04AF\r
+__pucr08   .res.b 1             ;0004B0\r
+PUCR08    .equ 0x04B0\r
+__pucr09   .res.b 1             ;0004B1\r
+PUCR09    .equ 0x04B1\r
+__pucr10   .res.b 1             ;0004B2\r
+PUCR10    .equ 0x04B2\r
+ .org 0x0004BC\r
+__epsr00   .res.b 1             ;0004BC\r
+EPSR00    .equ 0x04BC\r
+__epsr01   .res.b 1             ;0004BD\r
+EPSR01    .equ 0x04BD\r
+__epsr02   .res.b 1             ;0004BE\r
+EPSR02    .equ 0x04BE\r
+__epsr03   .res.b 1             ;0004BF\r
+EPSR03    .equ 0x04BF\r
+__epsr04   .res.b 1             ;0004C0\r
+EPSR04    .equ 0x04C0\r
+__epsr05   .res.b 1             ;0004C1\r
+EPSR05    .equ 0x04C1\r
+__epsr06   .res.b 1             ;0004C2\r
+EPSR06    .equ 0x04C2\r
+__epsr07   .res.b 1             ;0004C3\r
+EPSR07    .equ 0x04C3\r
+__epsr08   .res.b 1             ;0004C4\r
+EPSR08    .equ 0x04C4\r
+__epsr09   .res.b 1             ;0004C5\r
+EPSR09    .equ 0x04C5\r
+__epsr10   .res.b 1             ;0004C6\r
+EPSR10    .equ 0x04C6\r
+ .org 0x0004d0\r
+__ader0   .res.b 1             ;0004D0\r
+ADER0    .equ 0x04D0\r
+__ader1   .res.b 1             ;0004D1\r
+ADER1    .equ 0x04D1\r
+__ader2   .res.b 1             ;0004D2\r
+ADER2    .equ 0x04D2\r
+ .org 0x0004d6\r
+__prrr0   .res.b 1             ;0004D6\r
+PRRR0    .equ 0x04D6\r
+__prrr1   .res.b 1             ;0004D7\r
+PRRR1    .equ 0x04D7\r
+__prrr2   .res.b 1             ;0004D8\r
+PRRR2    .equ 0x04D8\r
+__prrr3   .res.b 1             ;0004D9\r
+PRRR3    .equ 0x04D9\r
+__prrr4   .res.b 1             ;0004DA\r
+PRRR4    .equ 0x04DA\r
+__prrr5   .res.b 1             ;0004DB\r
+PRRR5    .equ 0x04DB\r
+__prrr6   .res.b 1             ;0004DC\r
+PRRR6    .equ 0x04DC\r
+__prrr7   .res.b 1             ;0004DD\r
+PRRR7    .equ 0x04DD\r
+__prrr8   .res.b 1             ;0004DE\r
+PRRR8    .equ 0x04DE\r
+__prrr9   .res.b 1             ;0004DF\r
+PRRR9    .equ 0x04DF\r
+__wtbr0  ; overlay symbol      ;0004E0\r
+WTBR0    .equ 0x04E0\r
+__wtbrl0   .res.b 1             ;0004E0\r
+WTBRL0    .equ 0x04E0\r
+__wtbrh0   .res.b 1             ;0004E1\r
+WTBRH0    .equ 0x04E1\r
+__wtbr1   .res.b 1             ;0004E2\r
+WTBR1    .equ 0x04E2\r
+__wtsr   .res.b 1             ;0004E3\r
+WTSR    .equ 0x04E3\r
+__wtmr   .res.b 1             ;0004E4\r
+WTMR    .equ 0x04E4\r
+__wthr   .res.b 1             ;0004E5\r
+WTHR    .equ 0x04E5\r
+__wtcer   .res.b 1             ;0004E6\r
+WTCER    .equ 0x04E6\r
+__wtcksr   .res.b 1             ;0004E7\r
+WTCKSR    .equ 0x04E7\r
+__wtcr  ; overlay symbol      ;0004E8\r
+WTCR    .equ 0x04E8\r
+__wtcrl   .res.b 1             ;0004E8\r
+WTCRL    .equ 0x04E8\r
+__wtcrh   .res.b 1             ;0004E9\r
+WTCRH    .equ 0x04E9\r
+__cucr   .res.b 1             ;0004EA\r
+CUCR    .equ 0x04EA\r
+ .org 0x0004ec\r
+__cutd  ; overlay symbol      ;0004EC\r
+CUTD    .equ 0x04EC\r
+__cutdl   .res.b 1             ;0004EC\r
+CUTDL    .equ 0x04EC\r
+__cutdh   .res.b 1             ;0004ED\r
+CUTDH    .equ 0x04ED\r
+__cutr  ; overlay symbol      ;0004EE\r
+CUTR    .equ 0x04EE\r
+__cutr2  ; overlay symbol      ;0004EE\r
+CUTR2    .equ 0x04EE\r
+__cutr2l   .res.b 1             ;0004EE\r
+CUTR2L    .equ 0x04EE\r
+__cutr2h   .res.b 1             ;0004EF\r
+CUTR2H    .equ 0x04EF\r
+__cutr1  ; overlay symbol      ;0004F0\r
+CUTR1    .equ 0x04F0\r
+__cutr1l   .res.b 1             ;0004F0\r
+CUTR1L    .equ 0x04F0\r
+__cutr1h   .res.b 1             ;0004F1\r
+CUTR1H    .equ 0x04F1\r
+ .org 0x0004fa\r
+__tmisr   .res.b 1             ;0004FA\r
+TMISR    .equ 0x04FA\r
+ .org 0x00053e\r
+__smr7   .res.b 1             ;00053E\r
+SMR7    .equ 0x053E\r
+__scr7   .res.b 1             ;00053F\r
+SCR7    .equ 0x053F\r
+__tdr7  ; overlay symbol      ;000540\r
+TDR7    .equ 0x0540\r
+__rdr7   .res.b 1             ;000540\r
+RDR7    .equ 0x0540\r
+__ssr7   .res.b 1             ;000541\r
+SSR7    .equ 0x0541\r
+__eccr7   .res.b 1             ;000542\r
+ECCR7    .equ 0x0542\r
+__escr7   .res.b 1             ;000543\r
+ESCR7    .equ 0x0543\r
+__bgr7  ; overlay symbol      ;000544\r
+BGR7    .equ 0x0544\r
+__bgrl7   .res.b 1             ;000544\r
+BGRL7    .equ 0x0544\r
+__bgrh7   .res.b 1             ;000545\r
+BGRH7    .equ 0x0545\r
+__esir7   .res.b 1             ;000546\r
+ESIR7    .equ 0x0546\r
+ .org 0x000548\r
+__smr8   .res.b 1             ;000548\r
+SMR8    .equ 0x0548\r
+__scr8   .res.b 1             ;000549\r
+SCR8    .equ 0x0549\r
+__tdr8  ; overlay symbol      ;00054A\r
+TDR8    .equ 0x054A\r
+__rdr8   .res.b 1             ;00054A\r
+RDR8    .equ 0x054A\r
+__ssr8   .res.b 1             ;00054B\r
+SSR8    .equ 0x054B\r
+__eccr8   .res.b 1             ;00054C\r
+ECCR8    .equ 0x054C\r
+__escr8   .res.b 1             ;00054D\r
+ESCR8    .equ 0x054D\r
+__bgr8  ; overlay symbol      ;00054E\r
+BGR8    .equ 0x054E\r
+__bgrl8   .res.b 1             ;00054E\r
+BGRL8    .equ 0x054E\r
+__bgrh8   .res.b 1             ;00054F\r
+BGRH8    .equ 0x054F\r
+__esir8   .res.b 1             ;000550\r
+ESIR8    .equ 0x0550\r
+ .org 0x000552\r
+__smr9   .res.b 1             ;000552\r
+SMR9    .equ 0x0552\r
+__scr9   .res.b 1             ;000553\r
+SCR9    .equ 0x0553\r
+__tdr9  ; overlay symbol      ;000554\r
+TDR9    .equ 0x0554\r
+__rdr9   .res.b 1             ;000554\r
+RDR9    .equ 0x0554\r
+__ssr9   .res.b 1             ;000555\r
+SSR9    .equ 0x0555\r
+__eccr9   .res.b 1             ;000556\r
+ECCR9    .equ 0x0556\r
+__escr9   .res.b 1             ;000557\r
+ESCR9    .equ 0x0557\r
+__bgr9  ; overlay symbol      ;000558\r
+BGR9    .equ 0x0558\r
+__bgrl9   .res.b 1             ;000558\r
+BGRL9    .equ 0x0558\r
+__bgrh9   .res.b 1             ;000559\r
+BGRH9    .equ 0x0559\r
+__esir9   .res.b 1             ;00055A\r
+ESIR9    .equ 0x055A\r
+ .org 0x000560\r
+__acsr0   .res.b 1             ;000560\r
+ACSR0    .equ 0x0560\r
+__aecsr0   .res.b 1             ;000561\r
+AECSR0    .equ 0x0561\r
+__acsr1   .res.b 1             ;000562\r
+ACSR1    .equ 0x0562\r
+__aecsr1   .res.b 1             ;000563\r
+AECSR1    .equ 0x0563\r
+__ptmr6   .res.b 2             ;000564\r
+PTMR6    .equ 0x0564\r
+__pcsr6   .res.b 2             ;000566\r
+PCSR6    .equ 0x0566\r
+__pdut6   .res.b 2             ;000568\r
+PDUT6    .equ 0x0568\r
+__pcn6  ; overlay symbol      ;00056A\r
+PCN6    .equ 0x056A\r
+__pcnl6   .res.b 1             ;00056A\r
+PCNL6    .equ 0x056A\r
+__pcnh6   .res.b 1             ;00056B\r
+PCNH6    .equ 0x056B\r
+__ptmr7   .res.b 2             ;00056C\r
+PTMR7    .equ 0x056C\r
+__pcsr7   .res.b 2             ;00056E\r
+PCSR7    .equ 0x056E\r
+__pdut7   .res.b 2             ;000570\r
+PDUT7    .equ 0x0570\r
+__pcn7  ; overlay symbol      ;000572\r
+PCN7    .equ 0x0572\r
+__pcnl7   .res.b 1             ;000572\r
+PCNL7    .equ 0x0572\r
+__pcnh7   .res.b 1             ;000573\r
+PCNH7    .equ 0x0573\r
+__gcn12  ; overlay symbol      ;000574\r
+GCN12    .equ 0x0574\r
+__gcn1l2   .res.b 1             ;000574\r
+GCN1L2    .equ 0x0574\r
+__gcn1h2   .res.b 1             ;000575\r
+GCN1H2    .equ 0x0575\r
+__gcn22  ; overlay symbol      ;000576\r
+GCN22    .equ 0x0576\r
+__gcn2l2   .res.b 1             ;000576\r
+GCN2L2    .equ 0x0576\r
+__gcn2h2   .res.b 1             ;000577\r
+GCN2H2    .equ 0x0577\r
+__ptmr8   .res.b 2             ;000578\r
+PTMR8    .equ 0x0578\r
+__pcsr8   .res.b 2             ;00057A\r
+PCSR8    .equ 0x057A\r
+__pdut8   .res.b 2             ;00057C\r
+PDUT8    .equ 0x057C\r
+__pcn8  ; overlay symbol      ;00057E\r
+PCN8    .equ 0x057E\r
+__pcnl8   .res.b 1             ;00057E\r
+PCNL8    .equ 0x057E\r
+__pcnh8   .res.b 1             ;00057F\r
+PCNH8    .equ 0x057F\r
+__ptmr9   .res.b 2             ;000580\r
+PTMR9    .equ 0x0580\r
+__pcsr9   .res.b 2             ;000582\r
+PCSR9    .equ 0x0582\r
+__pdut9   .res.b 2             ;000584\r
+PDUT9    .equ 0x0584\r
+__pcn9  ; overlay symbol      ;000586\r
+PCN9    .equ 0x0586\r
+__pcnl9   .res.b 1             ;000586\r
+PCNL9    .equ 0x0586\r
+__pcnh9   .res.b 1             ;000587\r
+PCNH9    .equ 0x0587\r
+__ptmr10   .res.b 2             ;000588\r
+PTMR10    .equ 0x0588\r
+__pcsr10   .res.b 2             ;00058A\r
+PCSR10    .equ 0x058A\r
+__pdut10   .res.b 2             ;00058C\r
+PDUT10    .equ 0x058C\r
+__pcn10  ; overlay symbol      ;00058E\r
+PCN10    .equ 0x058E\r
+__pcnl10   .res.b 1             ;00058E\r
+PCNL10    .equ 0x058E\r
+__pcnh10   .res.b 1             ;00058F\r
+PCNH10    .equ 0x058F\r
+__ptmr11   .res.b 2             ;000590\r
+PTMR11    .equ 0x0590\r
+__pcsr11   .res.b 2             ;000592\r
+PCSR11    .equ 0x0592\r
+__pdut11   .res.b 2             ;000594\r
+PDUT11    .equ 0x0594\r
+__pcn11  ; overlay symbol      ;000596\r
+PCN11    .equ 0x0596\r
+__pcnl11   .res.b 1             ;000596\r
+PCNL11    .equ 0x0596\r
+__pcnh11   .res.b 1             ;000597\r
+PCNH11    .equ 0x0597\r
+__gcn13  ; overlay symbol      ;000598\r
+GCN13    .equ 0x0598\r
+__gcn1l3   .res.b 1             ;000598\r
+GCN1L3    .equ 0x0598\r
+__gcn1h3   .res.b 1             ;000599\r
+GCN1H3    .equ 0x0599\r
+__gcn23  ; overlay symbol      ;00059A\r
+GCN23    .equ 0x059A\r
+__gcn2l3   .res.b 1             ;00059A\r
+GCN2L3    .equ 0x059A\r
+__gcn2h3   .res.b 1             ;00059B\r
+GCN2H3    .equ 0x059B\r
+__ptmr12   .res.b 2             ;00059C\r
+PTMR12    .equ 0x059C\r
+__pcsr12   .res.b 2             ;00059E\r
+PCSR12    .equ 0x059E\r
+__pdut12   .res.b 2             ;0005A0\r
+PDUT12    .equ 0x05A0\r
+__pcn12  ; overlay symbol      ;0005A2\r
+PCN12    .equ 0x05A2\r
+__pcnl12   .res.b 1             ;0005A2\r
+PCNL12    .equ 0x05A2\r
+__pcnh12   .res.b 1             ;0005A3\r
+PCNH12    .equ 0x05A3\r
+__ptmr13   .res.b 2             ;0005A4\r
+PTMR13    .equ 0x05A4\r
+__pcsr13   .res.b 2             ;0005A6\r
+PCSR13    .equ 0x05A6\r
+__pdut13   .res.b 2             ;0005A8\r
+PDUT13    .equ 0x05A8\r
+__pcn13  ; overlay symbol      ;0005AA\r
+PCN13    .equ 0x05AA\r
+__pcnl13   .res.b 1             ;0005AA\r
+PCNL13    .equ 0x05AA\r
+__pcnh13   .res.b 1             ;0005AB\r
+PCNH13    .equ 0x05AB\r
+__ptmr14   .res.b 2             ;0005AC\r
+PTMR14    .equ 0x05AC\r
+__pcsr14   .res.b 2             ;0005AE\r
+PCSR14    .equ 0x05AE\r
+__pdut14   .res.b 2             ;0005B0\r
+PDUT14    .equ 0x05B0\r
+__pcn14  ; overlay symbol      ;0005B2\r
+PCN14    .equ 0x05B2\r
+__pcnl14   .res.b 1             ;0005B2\r
+PCNL14    .equ 0x05B2\r
+__pcnh14   .res.b 1             ;0005B3\r
+PCNH14    .equ 0x05B3\r
+__ptmr15   .res.b 2             ;0005B4\r
+PTMR15    .equ 0x05B4\r
+__pcsr15   .res.b 2             ;0005B6\r
+PCSR15    .equ 0x05B6\r
+__pdut15   .res.b 2             ;0005B8\r
+PDUT15    .equ 0x05B8\r
+__pcn15  ; overlay symbol      ;0005BA\r
+PCN15    .equ 0x05BA\r
+__pcnl15   .res.b 1             ;0005BA\r
+PCNL15    .equ 0x05BA\r
+__pcnh15   .res.b 1             ;0005BB\r
+PCNH15    .equ 0x05BB\r
+ .org 0x000660\r
+__prrr10   .res.b 1             ;000660\r
+PRRR10    .equ 0x0660\r
+__prrr11   .res.b 1             ;000661\r
+PRRR11    .equ 0x0661\r
+__prrr12   .res.b 1             ;000662\r
+PRRR12    .equ 0x0662\r
+__prrr13   .res.b 1             ;000663\r
+PRRR13    .equ 0x0663\r
+ .org 0x0006e0\r
+__eac0  ; overlay symbol      ;0006E0\r
+EAC0    .equ 0x06E0\r
+__eacl0   .res.b 1             ;0006E0\r
+EACL0    .equ 0x06E0\r
+__each0   .res.b 1             ;0006E1\r
+EACH0    .equ 0x06E1\r
+__eac1  ; overlay symbol      ;0006E2\r
+EAC1    .equ 0x06E2\r
+__eacl1   .res.b 1             ;0006E2\r
+EACL1    .equ 0x06E2\r
+__each1   .res.b 1             ;0006E3\r
+EACH1    .equ 0x06E3\r
+__eac2  ; overlay symbol      ;0006E4\r
+EAC2    .equ 0x06E4\r
+__eacl2   .res.b 1             ;0006E4\r
+EACL2    .equ 0x06E4\r
+__each2   .res.b 1             ;0006E5\r
+EACH2    .equ 0x06E5\r
+__eac3  ; overlay symbol      ;0006E6\r
+EAC3    .equ 0x06E6\r
+__eacl3   .res.b 1             ;0006E6\r
+EACL3    .equ 0x06E6\r
+__each3   .res.b 1             ;0006E7\r
+EACH3    .equ 0x06E7\r
+__eac4  ; overlay symbol      ;0006E8\r
+EAC4    .equ 0x06E8\r
+__eacl4   .res.b 1             ;0006E8\r
+EACL4    .equ 0x06E8\r
+__each4   .res.b 1             ;0006E9\r
+EACH4    .equ 0x06E9\r
+__eac5  ; overlay symbol      ;0006EA\r
+EAC5    .equ 0x06EA\r
+__eacl5   .res.b 1             ;0006EA\r
+EACL5    .equ 0x06EA\r
+__each5   .res.b 1             ;0006EB\r
+EACH5    .equ 0x06EB\r
+__eas2   .res.b 1             ;0006EC\r
+EAS2    .equ 0x06EC\r
+__eas3   .res.b 1             ;0006ED\r
+EAS3    .equ 0x06ED\r
+__eas4   .res.b 1             ;0006EE\r
+EAS4    .equ 0x06EE\r
+__eas5   .res.b 1             ;0006EF\r
+EAS5    .equ 0x06EF\r
+__ebm   .res.b 1             ;0006F0\r
+EBM    .equ 0x06F0\r
+__ebcf   .res.b 1             ;0006F1\r
+EBCF    .equ 0x06F1\r
+__ebae0   .res.b 1             ;0006F2\r
+EBAE0    .equ 0x06F2\r
+__ebae1   .res.b 1             ;0006F3\r
+EBAE1    .equ 0x06F3\r
+__ebae2   .res.b 1             ;0006F4\r
+EBAE2    .equ 0x06F4\r
+__ebcs   .res.b 1             ;0006F5\r
+EBCS    .equ 0x06F5\r
+ .org 0x000700\r
+__ctrlr0  ; overlay symbol      ;000700\r
+CTRLR0    .equ 0x0700\r
+__ctrlrl0   .res.b 1             ;000700\r
+CTRLRL0    .equ 0x0700\r
+__ctrlrh0   .res.b 1             ;000701\r
+CTRLRH0    .equ 0x0701\r
+__statr0  ; overlay symbol      ;000702\r
+STATR0    .equ 0x0702\r
+__statrl0   .res.b 1             ;000702\r
+STATRL0    .equ 0x0702\r
+__statrh0   .res.b 1             ;000703\r
+STATRH0    .equ 0x0703\r
+__errcnt0  ; overlay symbol      ;000704\r
+ERRCNT0    .equ 0x0704\r
+__errcntl0   .res.b 1             ;000704\r
+ERRCNTL0    .equ 0x0704\r
+__errcnth0   .res.b 1             ;000705\r
+ERRCNTH0    .equ 0x0705\r
+__btr0  ; overlay symbol      ;000706\r
+BTR0    .equ 0x0706\r
+__btrl0   .res.b 1             ;000706\r
+BTRL0    .equ 0x0706\r
+__btrh0   .res.b 1             ;000707\r
+BTRH0    .equ 0x0707\r
+__intr0  ; overlay symbol      ;000708\r
+INTR0    .equ 0x0708\r
+__intrl0   .res.b 1             ;000708\r
+INTRL0    .equ 0x0708\r
+__intrh0   .res.b 1             ;000709\r
+INTRH0    .equ 0x0709\r
+__testr0  ; overlay symbol      ;00070A\r
+TESTR0    .equ 0x070A\r
+__testrl0   .res.b 1             ;00070A\r
+TESTRL0    .equ 0x070A\r
+__testrh0   .res.b 1             ;00070B\r
+TESTRH0    .equ 0x070B\r
+__brper0  ; overlay symbol      ;00070C\r
+BRPER0    .equ 0x070C\r
+__brperl0   .res.b 1             ;00070C\r
+BRPERL0    .equ 0x070C\r
+__brperh0   .res.b 1             ;00070D\r
+BRPERH0    .equ 0x070D\r
+ .org 0x000710\r
+__if1creq0  ; overlay symbol      ;000710\r
+IF1CREQ0    .equ 0x0710\r
+__if1creql0   .res.b 1             ;000710\r
+IF1CREQL0    .equ 0x0710\r
+__if1creqh0   .res.b 1             ;000711\r
+IF1CREQH0    .equ 0x0711\r
+__if1cmsk0  ; overlay symbol      ;000712\r
+IF1CMSK0    .equ 0x0712\r
+__if1cmskl0   .res.b 1             ;000712\r
+IF1CMSKL0    .equ 0x0712\r
+__if1cmskh0   .res.b 1             ;000713\r
+IF1CMSKH0    .equ 0x0713\r
+__if1msk0  ; overlay symbol      ;000714\r
+IF1MSK0    .equ 0x0714\r
+__if1msk10  ; overlay symbol      ;000714\r
+IF1MSK10    .equ 0x0714\r
+__if1msk1l0   .res.b 1             ;000714\r
+IF1MSK1L0    .equ 0x0714\r
+__if1msk1h0   .res.b 1             ;000715\r
+IF1MSK1H0    .equ 0x0715\r
+__if1msk20  ; overlay symbol      ;000716\r
+IF1MSK20    .equ 0x0716\r
+__if1msk2l0   .res.b 1             ;000716\r
+IF1MSK2L0    .equ 0x0716\r
+__if1msk2h0   .res.b 1             ;000717\r
+IF1MSK2H0    .equ 0x0717\r
+__if1arb0  ; overlay symbol      ;000718\r
+IF1ARB0    .equ 0x0718\r
+__if1arb10  ; overlay symbol      ;000718\r
+IF1ARB10    .equ 0x0718\r
+__if1arb1l0   .res.b 1             ;000718\r
+IF1ARB1L0    .equ 0x0718\r
+__if1arb1h0   .res.b 1             ;000719\r
+IF1ARB1H0    .equ 0x0719\r
+__if1arb20  ; overlay symbol      ;00071A\r
+IF1ARB20    .equ 0x071A\r
+__if1arb2l0   .res.b 1             ;00071A\r
+IF1ARB2L0    .equ 0x071A\r
+__if1arb2h0   .res.b 1             ;00071B\r
+IF1ARB2H0    .equ 0x071B\r
+__if1mctr0  ; overlay symbol      ;00071C\r
+IF1MCTR0    .equ 0x071C\r
+__if1mctrl0   .res.b 1             ;00071C\r
+IF1MCTRL0    .equ 0x071C\r
+__if1mctrh0   .res.b 1             ;00071D\r
+IF1MCTRH0    .equ 0x071D\r
+__if1dta0  ; overlay symbol      ;00071E\r
+IF1DTA0    .equ 0x071E\r
+__if1dta10  ; overlay symbol      ;00071E\r
+IF1DTA10    .equ 0x071E\r
+__if1dta1l0   .res.b 1             ;00071E\r
+IF1DTA1L0    .equ 0x071E\r
+__if1dta1h0   .res.b 1             ;00071F\r
+IF1DTA1H0    .equ 0x071F\r
+__if1dta20  ; overlay symbol      ;000720\r
+IF1DTA20    .equ 0x0720\r
+__if1dta2l0   .res.b 1             ;000720\r
+IF1DTA2L0    .equ 0x0720\r
+__if1dta2h0   .res.b 1             ;000721\r
+IF1DTA2H0    .equ 0x0721\r
+__if1dtb0  ; overlay symbol      ;000722\r
+IF1DTB0    .equ 0x0722\r
+__if1dtb10  ; overlay symbol      ;000722\r
+IF1DTB10    .equ 0x0722\r
+__if1dtb1l0   .res.b 1             ;000722\r
+IF1DTB1L0    .equ 0x0722\r
+__if1dtb1h0   .res.b 1             ;000723\r
+IF1DTB1H0    .equ 0x0723\r
+__if1dtb20  ; overlay symbol      ;000724\r
+IF1DTB20    .equ 0x0724\r
+__if1dtb2l0   .res.b 1             ;000724\r
+IF1DTB2L0    .equ 0x0724\r
+__if1dtb2h0   .res.b 1             ;000725\r
+IF1DTB2H0    .equ 0x0725\r
+ .org 0x000740\r
+__if2creq0  ; overlay symbol      ;000740\r
+IF2CREQ0    .equ 0x0740\r
+__if2creql0   .res.b 1             ;000740\r
+IF2CREQL0    .equ 0x0740\r
+__if2creqh0   .res.b 1             ;000741\r
+IF2CREQH0    .equ 0x0741\r
+__if2cmsk0  ; overlay symbol      ;000742\r
+IF2CMSK0    .equ 0x0742\r
+__if2cmskl0   .res.b 1             ;000742\r
+IF2CMSKL0    .equ 0x0742\r
+__if2cmskh0   .res.b 1             ;000743\r
+IF2CMSKH0    .equ 0x0743\r
+__if2msk0  ; overlay symbol      ;000744\r
+IF2MSK0    .equ 0x0744\r
+__if2msk10  ; overlay symbol      ;000744\r
+IF2MSK10    .equ 0x0744\r
+__if2msk1l0   .res.b 1             ;000744\r
+IF2MSK1L0    .equ 0x0744\r
+__if2msk1h0   .res.b 1             ;000745\r
+IF2MSK1H0    .equ 0x0745\r
+__if2msk20  ; overlay symbol      ;000746\r
+IF2MSK20    .equ 0x0746\r
+__if2msk2l0   .res.b 1             ;000746\r
+IF2MSK2L0    .equ 0x0746\r
+__if2msk2h0   .res.b 1             ;000747\r
+IF2MSK2H0    .equ 0x0747\r
+__if2arb0  ; overlay symbol      ;000748\r
+IF2ARB0    .equ 0x0748\r
+__if2arb10  ; overlay symbol      ;000748\r
+IF2ARB10    .equ 0x0748\r
+__if2arb1l0   .res.b 1             ;000748\r
+IF2ARB1L0    .equ 0x0748\r
+__if2arb1h0   .res.b 1             ;000749\r
+IF2ARB1H0    .equ 0x0749\r
+__if2arb20  ; overlay symbol      ;00074A\r
+IF2ARB20    .equ 0x074A\r
+__if2arb2l0   .res.b 1             ;00074A\r
+IF2ARB2L0    .equ 0x074A\r
+__if2arb2h0   .res.b 1             ;00074B\r
+IF2ARB2H0    .equ 0x074B\r
+__if2mctr0  ; overlay symbol      ;00074C\r
+IF2MCTR0    .equ 0x074C\r
+__if2mctrl0   .res.b 1             ;00074C\r
+IF2MCTRL0    .equ 0x074C\r
+__if2mctrh0   .res.b 1             ;00074D\r
+IF2MCTRH0    .equ 0x074D\r
+__if2dta0  ; overlay symbol      ;00074E\r
+IF2DTA0    .equ 0x074E\r
+__if2dta10  ; overlay symbol      ;00074E\r
+IF2DTA10    .equ 0x074E\r
+__if2dta1l0   .res.b 1             ;00074E\r
+IF2DTA1L0    .equ 0x074E\r
+__if2dta1h0   .res.b 1             ;00074F\r
+IF2DTA1H0    .equ 0x074F\r
+__if2dta20  ; overlay symbol      ;000750\r
+IF2DTA20    .equ 0x0750\r
+__if2dta2l0   .res.b 1             ;000750\r
+IF2DTA2L0    .equ 0x0750\r
+__if2dta2h0   .res.b 1             ;000751\r
+IF2DTA2H0    .equ 0x0751\r
+__if2dtb0  ; overlay symbol      ;000752\r
+IF2DTB0    .equ 0x0752\r
+__if2dtb10  ; overlay symbol      ;000752\r
+IF2DTB10    .equ 0x0752\r
+__if2dtb1l0   .res.b 1             ;000752\r
+IF2DTB1L0    .equ 0x0752\r
+__if2dtb1h0   .res.b 1             ;000753\r
+IF2DTB1H0    .equ 0x0753\r
+__if2dtb20  ; overlay symbol      ;000754\r
+IF2DTB20    .equ 0x0754\r
+__if2dtb2l0   .res.b 1             ;000754\r
+IF2DTB2L0    .equ 0x0754\r
+__if2dtb2h0   .res.b 1             ;000755\r
+IF2DTB2H0    .equ 0x0755\r
+ .org 0x000780\r
+__treqr0  ; overlay symbol      ;000780\r
+TREQR0    .equ 0x0780\r
+__treqr10  ; overlay symbol      ;000780\r
+TREQR10    .equ 0x0780\r
+__treqr1l0   .res.b 1             ;000780\r
+TREQR1L0    .equ 0x0780\r
+__treqr1h0   .res.b 1             ;000781\r
+TREQR1H0    .equ 0x0781\r
+__treqr20  ; overlay symbol      ;000782\r
+TREQR20    .equ 0x0782\r
+__treqr2l0   .res.b 1             ;000782\r
+TREQR2L0    .equ 0x0782\r
+__treqr2h0   .res.b 1             ;000783\r
+TREQR2H0    .equ 0x0783\r
+ .org 0x000790\r
+__newdt0  ; overlay symbol      ;000790\r
+NEWDT0    .equ 0x0790\r
+__newdt10  ; overlay symbol      ;000790\r
+NEWDT10    .equ 0x0790\r
+__newdt1l0   .res.b 1             ;000790\r
+NEWDT1L0    .equ 0x0790\r
+__newdt1h0   .res.b 1             ;000791\r
+NEWDT1H0    .equ 0x0791\r
+__newdt20  ; overlay symbol      ;000792\r
+NEWDT20    .equ 0x0792\r
+__newdt2l0   .res.b 1             ;000792\r
+NEWDT2L0    .equ 0x0792\r
+__newdt2h0   .res.b 1             ;000793\r
+NEWDT2H0    .equ 0x0793\r
+ .org 0x0007A0\r
+__intpnd0  ; overlay symbol      ;0007A0\r
+INTPND0    .equ 0x07A0\r
+__intpnd10  ; overlay symbol      ;0007A0\r
+INTPND10    .equ 0x07A0\r
+__intpnd1l0   .res.b 1             ;0007A0\r
+INTPND1L0    .equ 0x07A0\r
+__intpnd1h0   .res.b 1             ;0007A1\r
+INTPND1H0    .equ 0x07A1\r
+__intpnd20  ; overlay symbol      ;0007A2\r
+INTPND20    .equ 0x07A2\r
+__intpnd2l0   .res.b 1             ;0007A2\r
+INTPND2L0    .equ 0x07A2\r
+__intpnd2h0   .res.b 1             ;0007A3\r
+INTPND2H0    .equ 0x07A3\r
+ .org 0x0007B0\r
+__msgval0  ; overlay symbol      ;0007B0\r
+MSGVAL0    .equ 0x07B0\r
+__msgval10  ; overlay symbol      ;0007B0\r
+MSGVAL10    .equ 0x07B0\r
+__msgval1l0   .res.b 1             ;0007B0\r
+MSGVAL1L0    .equ 0x07B0\r
+__msgval1h0   .res.b 1             ;0007B1\r
+MSGVAL1H0    .equ 0x07B1\r
+__msgval20  ; overlay symbol      ;0007B2\r
+MSGVAL20    .equ 0x07B2\r
+__msgval2l0   .res.b 1             ;0007B2\r
+MSGVAL2L0    .equ 0x07B2\r
+__msgval2h0   .res.b 1             ;0007B3\r
+MSGVAL2H0    .equ 0x07B3\r
+ .org 0x0007CE\r
+__coer0   .res.b 1             ;0007CE\r
+COER0    .equ 0x07CE\r
+ .org 0x000800\r
+__ctrlr1  ; overlay symbol      ;000800\r
+CTRLR1    .equ 0x0800\r
+__ctrlrl1   .res.b 1             ;000800\r
+CTRLRL1    .equ 0x0800\r
+__ctrlrh1   .res.b 1             ;000801\r
+CTRLRH1    .equ 0x0801\r
+__statr1  ; overlay symbol      ;000802\r
+STATR1    .equ 0x0802\r
+__statrl1   .res.b 1             ;000802\r
+STATRL1    .equ 0x0802\r
+__statrh1   .res.b 1             ;000803\r
+STATRH1    .equ 0x0803\r
+__errcnt1  ; overlay symbol      ;000804\r
+ERRCNT1    .equ 0x0804\r
+__errcntl1   .res.b 1             ;000804\r
+ERRCNTL1    .equ 0x0804\r
+__errcnth1   .res.b 1             ;000805\r
+ERRCNTH1    .equ 0x0805\r
+__btr1  ; overlay symbol      ;000806\r
+BTR1    .equ 0x0806\r
+__btrl1   .res.b 1             ;000806\r
+BTRL1    .equ 0x0806\r
+__btrh1   .res.b 1             ;000807\r
+BTRH1    .equ 0x0807\r
+__intr1  ; overlay symbol      ;000808\r
+INTR1    .equ 0x0808\r
+__intrl1   .res.b 1             ;000808\r
+INTRL1    .equ 0x0808\r
+__intrh1   .res.b 1             ;000809\r
+INTRH1    .equ 0x0809\r
+__testr1  ; overlay symbol      ;00080A\r
+TESTR1    .equ 0x080A\r
+__testrl1   .res.b 1             ;00080A\r
+TESTRL1    .equ 0x080A\r
+__testrh1   .res.b 1             ;00080B\r
+TESTRH1    .equ 0x080B\r
+__brper1  ; overlay symbol      ;00080C\r
+BRPER1    .equ 0x080C\r
+__brperl1   .res.b 1             ;00080C\r
+BRPERL1    .equ 0x080C\r
+__brperh1   .res.b 1             ;00080D\r
+BRPERH1    .equ 0x080D\r
+ .org 0x000810\r
+__if1creq1  ; overlay symbol      ;000810\r
+IF1CREQ1    .equ 0x0810\r
+__if1creql1   .res.b 1             ;000810\r
+IF1CREQL1    .equ 0x0810\r
+__if1creqh1   .res.b 1             ;000811\r
+IF1CREQH1    .equ 0x0811\r
+__if1cmsk1  ; overlay symbol      ;000812\r
+IF1CMSK1    .equ 0x0812\r
+__if1cmskl1   .res.b 1             ;000812\r
+IF1CMSKL1    .equ 0x0812\r
+__if1cmskh1   .res.b 1             ;000813\r
+IF1CMSKH1    .equ 0x0813\r
+__if1msk1  ; overlay symbol      ;000814\r
+IF1MSK1    .equ 0x0814\r
+__if1msk11  ; overlay symbol      ;000814\r
+IF1MSK11    .equ 0x0814\r
+__if1msk1l1   .res.b 1             ;000814\r
+IF1MSK1L1    .equ 0x0814\r
+__if1msk1h1   .res.b 1             ;000815\r
+IF1MSK1H1    .equ 0x0815\r
+__if1msk21  ; overlay symbol      ;000816\r
+IF1MSK21    .equ 0x0816\r
+__if1msk2l1   .res.b 1             ;000816\r
+IF1MSK2L1    .equ 0x0816\r
+__if1msk2h1   .res.b 1             ;000817\r
+IF1MSK2H1    .equ 0x0817\r
+__if1arb1  ; overlay symbol      ;000818\r
+IF1ARB1    .equ 0x0818\r
+__if1arb11  ; overlay symbol      ;000818\r
+IF1ARB11    .equ 0x0818\r
+__if1arb1l1   .res.b 1             ;000818\r
+IF1ARB1L1    .equ 0x0818\r
+__if1arb1h1   .res.b 1             ;000819\r
+IF1ARB1H1    .equ 0x0819\r
+__if1arb21  ; overlay symbol      ;00081A\r
+IF1ARB21    .equ 0x081A\r
+__if1arb2l1   .res.b 1             ;00081A\r
+IF1ARB2L1    .equ 0x081A\r
+__if1arb2h1   .res.b 1             ;00081B\r
+IF1ARB2H1    .equ 0x081B\r
+__if1mctr1  ; overlay symbol      ;00081C\r
+IF1MCTR1    .equ 0x081C\r
+__if1mctrl1   .res.b 1             ;00081C\r
+IF1MCTRL1    .equ 0x081C\r
+__if1mctrh1   .res.b 1             ;00081D\r
+IF1MCTRH1    .equ 0x081D\r
+__if1dta1  ; overlay symbol      ;00081E\r
+IF1DTA1    .equ 0x081E\r
+__if1dta11  ; overlay symbol      ;00081E\r
+IF1DTA11    .equ 0x081E\r
+__if1dta1l1   .res.b 1             ;00081E\r
+IF1DTA1L1    .equ 0x081E\r
+__if1dta1h1   .res.b 1             ;00081F\r
+IF1DTA1H1    .equ 0x081F\r
+__if1dta21  ; overlay symbol      ;000820\r
+IF1DTA21    .equ 0x0820\r
+__if1dta2l1   .res.b 1             ;000820\r
+IF1DTA2L1    .equ 0x0820\r
+__if1dta2h1   .res.b 1             ;000821\r
+IF1DTA2H1    .equ 0x0821\r
+__if1dtb1  ; overlay symbol      ;000822\r
+IF1DTB1    .equ 0x0822\r
+__if1dtb11  ; overlay symbol      ;000822\r
+IF1DTB11    .equ 0x0822\r
+__if1dtb1l1   .res.b 1             ;000822\r
+IF1DTB1L1    .equ 0x0822\r
+__if1dtb1h1   .res.b 1             ;000823\r
+IF1DTB1H1    .equ 0x0823\r
+__if1dtb21  ; overlay symbol      ;000824\r
+IF1DTB21    .equ 0x0824\r
+__if1dtb2l1   .res.b 1             ;000824\r
+IF1DTB2L1    .equ 0x0824\r
+__if1dtb2h1   .res.b 1             ;000825\r
+IF1DTB2H1    .equ 0x0825\r
+ .org 0x000840\r
+__if2creq1  ; overlay symbol      ;000840\r
+IF2CREQ1    .equ 0x0840\r
+__if2creql1   .res.b 1             ;000840\r
+IF2CREQL1    .equ 0x0840\r
+__if2creqh1   .res.b 1             ;000841\r
+IF2CREQH1    .equ 0x0841\r
+__if2cmsk1  ; overlay symbol      ;000842\r
+IF2CMSK1    .equ 0x0842\r
+__if2cmskl1   .res.b 1             ;000842\r
+IF2CMSKL1    .equ 0x0842\r
+__if2cmskh1   .res.b 1             ;000843\r
+IF2CMSKH1    .equ 0x0843\r
+__if2msk1  ; overlay symbol      ;000844\r
+IF2MSK1    .equ 0x0844\r
+__if2msk11  ; overlay symbol      ;000844\r
+IF2MSK11    .equ 0x0844\r
+__if2msk1l1   .res.b 1             ;000844\r
+IF2MSK1L1    .equ 0x0844\r
+__if2msk1h1   .res.b 1             ;000845\r
+IF2MSK1H1    .equ 0x0845\r
+__if2msk21  ; overlay symbol      ;000846\r
+IF2MSK21    .equ 0x0846\r
+__if2msk2l1   .res.b 1             ;000846\r
+IF2MSK2L1    .equ 0x0846\r
+__if2msk2h1   .res.b 1             ;000847\r
+IF2MSK2H1    .equ 0x0847\r
+__if2arb1  ; overlay symbol      ;000848\r
+IF2ARB1    .equ 0x0848\r
+__if2arb11  ; overlay symbol      ;000848\r
+IF2ARB11    .equ 0x0848\r
+__if2arb1l1   .res.b 1             ;000848\r
+IF2ARB1L1    .equ 0x0848\r
+__if2arb1h1   .res.b 1             ;000849\r
+IF2ARB1H1    .equ 0x0849\r
+__if2arb21  ; overlay symbol      ;00084A\r
+IF2ARB21    .equ 0x084A\r
+__if2arb2l1   .res.b 1             ;00084A\r
+IF2ARB2L1    .equ 0x084A\r
+__if2arb2h1   .res.b 1             ;00084B\r
+IF2ARB2H1    .equ 0x084B\r
+__if2mctr1  ; overlay symbol      ;00084C\r
+IF2MCTR1    .equ 0x084C\r
+__if2mctrl1   .res.b 1             ;00084C\r
+IF2MCTRL1    .equ 0x084C\r
+__if2mctrh1   .res.b 1             ;00084D\r
+IF2MCTRH1    .equ 0x084D\r
+__if2dta1  ; overlay symbol      ;00084E\r
+IF2DTA1    .equ 0x084E\r
+__if2dta11  ; overlay symbol      ;00084E\r
+IF2DTA11    .equ 0x084E\r
+__if2dta1l1   .res.b 1             ;00084E\r
+IF2DTA1L1    .equ 0x084E\r
+__if2dta1h1   .res.b 1             ;00084F\r
+IF2DTA1H1    .equ 0x084F\r
+__if2dta21  ; overlay symbol      ;000850\r
+IF2DTA21    .equ 0x0850\r
+__if2dta2l1   .res.b 1             ;000850\r
+IF2DTA2L1    .equ 0x0850\r
+__if2dta2h1   .res.b 1             ;000851\r
+IF2DTA2H1    .equ 0x0851\r
+__if2dtb1  ; overlay symbol      ;000852\r
+IF2DTB1    .equ 0x0852\r
+__if2dtb11  ; overlay symbol      ;000852\r
+IF2DTB11    .equ 0x0852\r
+__if2dtb1l1   .res.b 1             ;000852\r
+IF2DTB1L1    .equ 0x0852\r
+__if2dtb1h1   .res.b 1             ;000853\r
+IF2DTB1H1    .equ 0x0853\r
+__if2dtb21  ; overlay symbol      ;000854\r
+IF2DTB21    .equ 0x0854\r
+__if2dtb2l1   .res.b 1             ;000854\r
+IF2DTB2L1    .equ 0x0854\r
+__if2dtb2h1   .res.b 1             ;000855\r
+IF2DTB2H1    .equ 0x0855\r
+ .org 0x000880\r
+__treqr1  ; overlay symbol      ;000880\r
+TREQR1    .equ 0x0880\r
+__treqr11  ; overlay symbol      ;000880\r
+TREQR11    .equ 0x0880\r
+__treqr1l1   .res.b 1             ;000880\r
+TREQR1L1    .equ 0x0880\r
+__treqr1h1   .res.b 1             ;000881\r
+TREQR1H1    .equ 0x0881\r
+__treqr21  ; overlay symbol      ;000882\r
+TREQR21    .equ 0x0882\r
+__treqr2l1   .res.b 1             ;000882\r
+TREQR2L1    .equ 0x0882\r
+__treqr2h1   .res.b 1             ;000883\r
+TREQR2H1    .equ 0x0883\r
+ .org 0x000890\r
+__newdt1  ; overlay symbol      ;000890\r
+NEWDT1    .equ 0x0890\r
+__newdt11  ; overlay symbol      ;000890\r
+NEWDT11    .equ 0x0890\r
+__newdt1l1   .res.b 1             ;000890\r
+NEWDT1L1    .equ 0x0890\r
+__newdt1h1   .res.b 1             ;000891\r
+NEWDT1H1    .equ 0x0891\r
+__newdt21  ; overlay symbol      ;000892\r
+NEWDT21    .equ 0x0892\r
+__newdt2l1   .res.b 1             ;000892\r
+NEWDT2L1    .equ 0x0892\r
+__newdt2h1   .res.b 1             ;000893\r
+NEWDT2H1    .equ 0x0893\r
+ .org 0x0008A0\r
+__intpnd1  ; overlay symbol      ;0008A0\r
+INTPND1    .equ 0x08A0\r
+__intpnd11  ; overlay symbol      ;0008A0\r
+INTPND11    .equ 0x08A0\r
+__intpnd1l1   .res.b 1             ;0008A0\r
+INTPND1L1    .equ 0x08A0\r
+__intpnd1h1   .res.b 1             ;0008A1\r
+INTPND1H1    .equ 0x08A1\r
+__intpnd21  ; overlay symbol      ;0008A2\r
+INTPND21    .equ 0x08A2\r
+__intpnd2l1   .res.b 1             ;0008A2\r
+INTPND2L1    .equ 0x08A2\r
+__intpnd2h1   .res.b 1             ;0008A3\r
+INTPND2H1    .equ 0x08A3\r
+ .org 0x0008B0\r
+__msgval1  ; overlay symbol      ;0008B0\r
+MSGVAL1    .equ 0x08B0\r
+__msgval11  ; overlay symbol      ;0008B0\r
+MSGVAL11    .equ 0x08B0\r
+__msgval1l1   .res.b 1             ;0008B0\r
+MSGVAL1L1    .equ 0x08B0\r
+__msgval1h1   .res.b 1             ;0008B1\r
+MSGVAL1H1    .equ 0x08B1\r
+__msgval21  ; overlay symbol      ;0008B2\r
+MSGVAL21    .equ 0x08B2\r
+__msgval2l1   .res.b 1             ;0008B2\r
+MSGVAL2L1    .equ 0x08B2\r
+__msgval2h1   .res.b 1             ;0008B3\r
+MSGVAL2H1    .equ 0x08B3\r
+ .org 0x0008CE\r
+__coer1   .res.b 1             ;0008CE\r
+COER1    .equ 0x08CE\r
+\r
+\r
+ .end\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/mb96348hs.h b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/mb96348hs.h
new file mode 100644 (file)
index 0000000..8803c23
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/mb96348hs.h
@@ -0,0 +1,23746 @@
+/* FFMC-16 IO-MAP HEADER FILE                                                */\r
+/* ==========================                                                */\r
+/* SOFTUNE WORKBENCH FORMAT                                                  */\r
+/* C-DEFINITIONS FOR IO-SYMBOLS                                              */\r
+/* CREATED BY IO-WIZARD V2.27                                                */\r
+/* $Id: mb96348hs.h,v 1.7 2007/09/20 14:23:33 mwilla Exp $ */\r
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/* ************************************************************************* */\r
+/*               FUJITSU MICROELECTRONICS EUROPE GMBH                        */\r
+/*               Pittlerstrasse 47, 63225 Langen, Germany                    */\r
+/*               Tel.:++49/6103/690-0,Fax - 122                              */\r
+/*                                                                           */\r
+/* The following software is for demonstration purposes only.                */\r
+/* It is not fully tested, nor validated in order to fullfill                */\r
+/* its task under all circumstances. Therefore, this software                */\r
+/* or any part of it must only be used in an evaluation                      */\r
+/* laboratory environment.                                                   */\r
+/* This software is subject to the rules of our standard                     */\r
+/* DISCLAIMER, that is delivered with our SW-tools on the CD or DVD          */\r
+/* "Micros Documentation & Software" (V3.4 or later) or                      */\r
+/* see our Internet Page -                                                   */\r
+/* http://emea.fujitsu.com/microelectronics                                  */\r
+/* ************************************************************************* */\r
+/*                                                                           */\r
+/* NOTE:                                                                     */\r
+/*                                                                           */\r
+/* This header-file covers all features of the chip MB96F348HS.              */\r
+/*                                                                           */\r
+/*                                                                           */\r
+/* ----------------------------------------------------------------------    */\r
+/* History:                                                                  */\r
+/* Date        Version  Author  Description                                  */\r
+/* 22.12.2006   1.0     PHu     Initial Release: derived from headerfile of  */\r
+/*                              MB96348RS and added Satellite Flash, removed */\r
+/*                              RTC, Clock Calibration, LIN-USART7-9         */\r
+/* 16.01.2007   1.1     PHu     Add 32-bit access names for CAN where        */\r
+/*                              appropriate                                  */\r
+/* 09.02.2007   1.3     PHu     skip version 1.2 to be in line with CVS      */\r
+/*                              numbering                                    */\r
+/*                              correct addresses of LIN-UART3 registers     */\r
+/*                              allow only 16 bit access for the ADSR        */\r
+/* 12.04.2007   1.4     Mef     Added Voltage Regulator Control Register     */\r
+/*                              Added RD19V bit in Flash Memory Control      */\r
+/*                              Status Register                              */\r
+/* 03.05.2007   1.5     Mef     Added LIN USART 7,8,9                        */\r
+/* 15.05.2007   1.6     Mef     Added RTC                                    */\r
+/* 20.09.2007   1.7     MWi     Completely revised version                   */\r
+\r
+\r
+#ifndef   __MB96XXX_H\r
+#  define __MB96XXX_H\r
+/*\r
+- Please define __IO_NEAR in LARGE and COMPACT memory model, if the default\r
+  data bank (DTB) is 00. This will result in better performance in these\r
+  models.\r
+- Please define __IO_FAR in SMALL and MEDIUM memory model, if the default\r
+  data bank (DTB) is other than 00. This might be the case in systems with\r
+  external RAM, which are not using internal RAM as default data area.\r
+- Please define neither __IO_NEAR nor __IO_FAR in all other cases. This\r
+  will work with almost all configurations.\r
+*/\r
+\r
+#  ifdef  __IO_NEAR\r
+#    ifdef  __IO_FAR\r
+#      error __IO_NEAR and __IO_FAR must not be defined at the same time\r
+#    else\r
+#      define ___IOWIDTH __near\r
+#    endif\r
+#  else\r
+#    ifdef __IO_FAR\r
+#      define ___IOWIDTH __far\r
+#    else                               /* specified by memory model */\r
+#      define ___IOWIDTH\r
+#    endif\r
+#  endif\r
+#  ifdef  __IO_DEFINE\r
+#    define __IO_EXTERN\r
+#    define __IO_EXTENDED volatile ___IOWIDTH\r
+#  else\r
+#    define __IO_EXTERN   extern      /* for data, which can have __io */\r
+#    define __IO_EXTENDED extern volatile ___IOWIDTH\r
+#  endif\r
+\r
+typedef unsigned char          IO_BYTE;\r
+typedef unsigned short         IO_WORD;\r
+typedef unsigned long          IO_LWORD;\r
+typedef const unsigned short   IO_WORD_READ;\r
+\r
+/* REGISTER BIT STRUCTURES */\r
+\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PDR10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _resv :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _S10 :1;\r
+    IO_WORD _MD0 :1;\r
+    IO_WORD _MD1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _STRT :1;\r
+    IO_WORD _STS0 :1;\r
+    IO_WORD _STS1 :1;\r
+    IO_WORD _PAUS :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _INT :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :6;\r
+    IO_WORD _MD :2;\r
+    IO_WORD :2;\r
+    IO_WORD _STS :2;\r
+  }bitc;\r
+ }ADCSSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _resv :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _S10 :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }ADCSLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _STRT :1;\r
+    IO_BYTE _STS0 :1;\r
+    IO_BYTE _STS1 :1;\r
+    IO_BYTE _PAUS :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _INT :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _STS :2;\r
+  }bitc;\r
+ }ADCSHSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :10;\r
+  }bitc;\r
+ }ADCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }ADCRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D8 :1;\r
+    IO_BYTE _D9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ADCRHSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ANE0 :1;\r
+    IO_WORD _ANE1 :1;\r
+    IO_WORD _ANE2 :1;\r
+    IO_WORD _ANE3 :1;\r
+    IO_WORD _ANE4 :1;\r
+    IO_WORD _ANS0 :1;\r
+    IO_WORD _ANS1 :1;\r
+    IO_WORD _ANS2 :1;\r
+    IO_WORD _ANS3 :1;\r
+    IO_WORD _ANS4 :1;\r
+    IO_WORD _CT0 :1;\r
+    IO_WORD _CT1 :1;\r
+    IO_WORD _CT2 :1;\r
+    IO_WORD _ST0 :1;\r
+    IO_WORD _ST1 :1;\r
+    IO_WORD _ST2 :1;\r
+  }bit;\r
+ }ADSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADSEL :1;\r
+    IO_BYTE _HSEL :1;\r
+    IO_BYTE _LSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ADECRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _T0 :1;\r
+    IO_WORD _T1 :1;\r
+    IO_WORD _T2 :1;\r
+    IO_WORD _T3 :1;\r
+    IO_WORD _T4 :1;\r
+    IO_WORD _T5 :1;\r
+    IO_WORD _T6 :1;\r
+    IO_WORD _T7 :1;\r
+    IO_WORD _T8 :1;\r
+    IO_WORD _T9 :1;\r
+    IO_WORD _T10 :1;\r
+    IO_WORD _T11 :1;\r
+    IO_WORD _T12 :1;\r
+    IO_WORD _T13 :1;\r
+    IO_WORD _T14 :1;\r
+    IO_WORD _T15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _T :16;\r
+  }bitc;\r
+ }TCDT0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CLK0 :1;\r
+    IO_WORD _CLK1 :1;\r
+    IO_WORD _CLK2 :1;\r
+    IO_WORD _CLR :1;\r
+    IO_WORD _MODE :1;\r
+    IO_WORD _STOP :1;\r
+    IO_WORD _IVFE :1;\r
+    IO_WORD _IVF :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD _ECKE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CLK :3;\r
+  }bitc;\r
+ }TCCS0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CLK0 :1;\r
+    IO_BYTE _CLK1 :1;\r
+    IO_BYTE _CLK2 :1;\r
+    IO_BYTE _CLR :1;\r
+    IO_BYTE _MODE :1;\r
+    IO_BYTE _STOP :1;\r
+    IO_BYTE _IVFE :1;\r
+    IO_BYTE _IVF :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CLK :3;\r
+  }bitc;\r
+ }TCCSL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE _ECKE :1;\r
+  }bit;\r
+ }TCCSH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _T0 :1;\r
+    IO_WORD _T1 :1;\r
+    IO_WORD _T2 :1;\r
+    IO_WORD _T3 :1;\r
+    IO_WORD _T4 :1;\r
+    IO_WORD _T5 :1;\r
+    IO_WORD _T6 :1;\r
+    IO_WORD _T7 :1;\r
+    IO_WORD _T8 :1;\r
+    IO_WORD _T9 :1;\r
+    IO_WORD _T10 :1;\r
+    IO_WORD _T11 :1;\r
+    IO_WORD _T12 :1;\r
+    IO_WORD _T13 :1;\r
+    IO_WORD _T14 :1;\r
+    IO_WORD _T15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _T :16;\r
+  }bitc;\r
+ }TCDT1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CLK0 :1;\r
+    IO_WORD _CLK1 :1;\r
+    IO_WORD _CLK2 :1;\r
+    IO_WORD _CLR :1;\r
+    IO_WORD _MODE :1;\r
+    IO_WORD _STOP :1;\r
+    IO_WORD _IVFE :1;\r
+    IO_WORD _IVF :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD _ECKE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CLK :3;\r
+  }bitc;\r
+ }TCCS1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CLK0 :1;\r
+    IO_BYTE _CLK1 :1;\r
+    IO_BYTE _CLK2 :1;\r
+    IO_BYTE _CLR :1;\r
+    IO_BYTE _MODE :1;\r
+    IO_BYTE _STOP :1;\r
+    IO_BYTE _IVFE :1;\r
+    IO_BYTE _IVF :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CLK :3;\r
+  }bitc;\r
+ }TCCSL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE _ECKE :1;\r
+  }bit;\r
+ }TCCSH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CST0 :1;\r
+    IO_BYTE _CST1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICE0 :1;\r
+    IO_BYTE _ICE1 :1;\r
+    IO_BYTE _ICP0 :1;\r
+    IO_BYTE _ICP1 :1;\r
+  }bit;\r
+ }OCS0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OTD0 :1;\r
+    IO_BYTE _OTD1 :1;\r
+    IO_BYTE _OTE0 :1;\r
+    IO_BYTE _OTE1 :1;\r
+    IO_BYTE _CMOD0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CMOD1 :1;\r
+  }bit;\r
+ }OCS1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CST2 :1;\r
+    IO_BYTE _CST3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICE2 :1;\r
+    IO_BYTE _ICE3 :1;\r
+    IO_BYTE _ICP2 :1;\r
+    IO_BYTE _ICP3 :1;\r
+  }bit;\r
+ }OCS2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OTD2 :1;\r
+    IO_BYTE _OTD3 :1;\r
+    IO_BYTE _OTE2 :1;\r
+    IO_BYTE _OTE3 :1;\r
+    IO_BYTE _CMOD0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CMOD1 :1;\r
+  }bit;\r
+ }OCS3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CST4 :1;\r
+    IO_BYTE _CST5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICE4 :1;\r
+    IO_BYTE _ICE5 :1;\r
+    IO_BYTE _ICP4 :1;\r
+    IO_BYTE _ICP5 :1;\r
+  }bit;\r
+ }OCS4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OTD4 :1;\r
+    IO_BYTE _OTD5 :1;\r
+    IO_BYTE _OTE4 :1;\r
+    IO_BYTE _OTE5 :1;\r
+    IO_BYTE _CMOD0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CMOD1 :1;\r
+  }bit;\r
+ }OCS5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CST6 :1;\r
+    IO_BYTE _CST7 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICE6 :1;\r
+    IO_BYTE _ICE7 :1;\r
+    IO_BYTE _ICP6 :1;\r
+    IO_BYTE _ICP7 :1;\r
+  }bit;\r
+ }OCS6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OTD6 :1;\r
+    IO_BYTE _OTD7 :1;\r
+    IO_BYTE _OTE6 :1;\r
+    IO_BYTE _OTE7 :1;\r
+    IO_BYTE _CMOD0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CMOD1 :1;\r
+  }bit;\r
+ }OCS7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EG00 :1;\r
+    IO_BYTE _EG01 :1;\r
+    IO_BYTE _EG10 :1;\r
+    IO_BYTE _EG11 :1;\r
+    IO_BYTE _ICE0 :1;\r
+    IO_BYTE _ICE1 :1;\r
+    IO_BYTE _ICP0 :1;\r
+    IO_BYTE _ICP1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EG0 :2;\r
+    IO_BYTE _EG1 :2;\r
+  }bitc;\r
+ }ICS01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IEI0 :1;\r
+    IO_BYTE _IEI1 :1;\r
+    IO_BYTE _ICUS0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICUS1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ICE01STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EG20 :1;\r
+    IO_BYTE _EG21 :1;\r
+    IO_BYTE _EG30 :1;\r
+    IO_BYTE _EG31 :1;\r
+    IO_BYTE _ICE2 :1;\r
+    IO_BYTE _ICE3 :1;\r
+    IO_BYTE _ICP2 :1;\r
+    IO_BYTE _ICP3 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EG2 :2;\r
+    IO_BYTE _EG3 :2;\r
+  }bitc;\r
+ }ICS23STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IEI2 :1;\r
+    IO_BYTE _IEI3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ICE23STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EG40 :1;\r
+    IO_BYTE _EG41 :1;\r
+    IO_BYTE _EG50 :1;\r
+    IO_BYTE _EG51 :1;\r
+    IO_BYTE _ICE4 :1;\r
+    IO_BYTE _ICE5 :1;\r
+    IO_BYTE _ICP4 :1;\r
+    IO_BYTE _ICP5 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EG4 :2;\r
+    IO_BYTE _EG5 :2;\r
+  }bitc;\r
+ }ICS45STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IEI4 :1;\r
+    IO_BYTE _IEI5 :1;\r
+    IO_BYTE _ICUS4 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICUS5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ICE45STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EG60 :1;\r
+    IO_BYTE _EG61 :1;\r
+    IO_BYTE _EG70 :1;\r
+    IO_BYTE _EG71 :1;\r
+    IO_BYTE _ICE6 :1;\r
+    IO_BYTE _ICE7 :1;\r
+    IO_BYTE _ICP6 :1;\r
+    IO_BYTE _ICP7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EG6 :2;\r
+    IO_BYTE _EG7 :2;\r
+  }bitc;\r
+ }ICS67STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IEI6 :1;\r
+    IO_BYTE _IEI7 :1;\r
+    IO_BYTE _ICUS6 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICUS7 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ICE67STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE _EN4 :1;\r
+    IO_BYTE _EN5 :1;\r
+    IO_BYTE _EN6 :1;\r
+    IO_BYTE _EN7 :1;\r
+  }bit;\r
+ }ENIR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ER0 :1;\r
+    IO_BYTE _ER1 :1;\r
+    IO_BYTE _ER2 :1;\r
+    IO_BYTE _ER3 :1;\r
+    IO_BYTE _ER4 :1;\r
+    IO_BYTE _ER5 :1;\r
+    IO_BYTE _ER6 :1;\r
+    IO_BYTE _ER7 :1;\r
+  }bit;\r
+ }EIRR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _LA0 :1;\r
+    IO_WORD _LB0 :1;\r
+    IO_WORD _LA1 :1;\r
+    IO_WORD _LB1 :1;\r
+    IO_WORD _LA2 :1;\r
+    IO_WORD _LB2 :1;\r
+    IO_WORD _LA3 :1;\r
+    IO_WORD _LB3 :1;\r
+    IO_WORD _LA4 :1;\r
+    IO_WORD _LB4 :1;\r
+    IO_WORD _LA5 :1;\r
+    IO_WORD _LB5 :1;\r
+    IO_WORD _LA6 :1;\r
+    IO_WORD _LB6 :1;\r
+    IO_WORD _LA7 :1;\r
+    IO_WORD _LB7 :1;\r
+  }bit;\r
+ }ELVR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LA0 :1;\r
+    IO_BYTE _LB0 :1;\r
+    IO_BYTE _LA1 :1;\r
+    IO_BYTE _LB1 :1;\r
+    IO_BYTE _LA2 :1;\r
+    IO_BYTE _LB2 :1;\r
+    IO_BYTE _LA3 :1;\r
+    IO_BYTE _LB3 :1;\r
+  }bit;\r
+ }ELVRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LA4 :1;\r
+    IO_BYTE _LB4 :1;\r
+    IO_BYTE _LA5 :1;\r
+    IO_BYTE _LB5 :1;\r
+    IO_BYTE _LA6 :1;\r
+    IO_BYTE _LB6 :1;\r
+    IO_BYTE _LA7 :1;\r
+    IO_BYTE _LB7 :1;\r
+  }bit;\r
+ }ELVRH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN8 :1;\r
+    IO_BYTE _EN9 :1;\r
+    IO_BYTE _EN10 :1;\r
+    IO_BYTE _EN11 :1;\r
+    IO_BYTE _EN12 :1;\r
+    IO_BYTE _EN13 :1;\r
+    IO_BYTE _EN14 :1;\r
+    IO_BYTE _EN15 :1;\r
+  }bit;\r
+ }ENIR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ER8 :1;\r
+    IO_BYTE _ER9 :1;\r
+    IO_BYTE _ER10 :1;\r
+    IO_BYTE _ER11 :1;\r
+    IO_BYTE _ER12 :1;\r
+    IO_BYTE _ER13 :1;\r
+    IO_BYTE _ER14 :1;\r
+    IO_BYTE _ER15 :1;\r
+  }bit;\r
+ }EIRR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _LA8 :1;\r
+    IO_WORD _LB8 :1;\r
+    IO_WORD _LA9 :1;\r
+    IO_WORD _LB9 :1;\r
+    IO_WORD _LA10 :1;\r
+    IO_WORD _LB10 :1;\r
+    IO_WORD _LA11 :1;\r
+    IO_WORD _LB11 :1;\r
+    IO_WORD _LA12 :1;\r
+    IO_WORD _LB12 :1;\r
+    IO_WORD _LA13 :1;\r
+    IO_WORD _LB13 :1;\r
+    IO_WORD _LA14 :1;\r
+    IO_WORD _LB14 :1;\r
+    IO_WORD _LA15 :1;\r
+    IO_WORD _LB15 :1;\r
+  }bit;\r
+ }ELVR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LA8 :1;\r
+    IO_BYTE _LB8 :1;\r
+    IO_BYTE _LA9 :1;\r
+    IO_BYTE _LB9 :1;\r
+    IO_BYTE _LA10 :1;\r
+    IO_BYTE _LB10 :1;\r
+    IO_BYTE _LA11 :1;\r
+    IO_BYTE _LB11 :1;\r
+  }bit;\r
+ }ELVRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LA12 :1;\r
+    IO_BYTE _LB12 :1;\r
+    IO_BYTE _LA13 :1;\r
+    IO_BYTE _LB13 :1;\r
+    IO_BYTE _LA14 :1;\r
+    IO_BYTE _LB14 :1;\r
+    IO_BYTE _LA15 :1;\r
+    IO_BYTE _LB15 :1;\r
+  }bit;\r
+ }ELVRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD _OUTL :1;\r
+    IO_WORD _OUTE :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE _OUTL :1;\r
+    IO_BYTE _OUTE :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD _OUTL :1;\r
+    IO_WORD _OUTE :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE _OUTL :1;\r
+    IO_BYTE _OUTE :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD _OUTL :1;\r
+    IO_WORD _OUTE :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE _OUTL :1;\r
+    IO_BYTE _OUTE :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD _OUTL :1;\r
+    IO_WORD _OUTE :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE _OUTL :1;\r
+    IO_BYTE _OUTE :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TSEL00 :1;\r
+    IO_WORD _TSEL01 :1;\r
+    IO_WORD _TSEL02 :1;\r
+    IO_WORD _TSEL03 :1;\r
+    IO_WORD _TSEL10 :1;\r
+    IO_WORD _TSEL11 :1;\r
+    IO_WORD _TSEL12 :1;\r
+    IO_WORD _TSEL13 :1;\r
+    IO_WORD _TSEL20 :1;\r
+    IO_WORD _TSEL21 :1;\r
+    IO_WORD _TSEL22 :1;\r
+    IO_WORD _TSEL23 :1;\r
+    IO_WORD _TSEL30 :1;\r
+    IO_WORD _TSEL31 :1;\r
+    IO_WORD _TSEL32 :1;\r
+    IO_WORD _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TSEL0 :4;\r
+    IO_WORD _TSEL1 :4;\r
+    IO_WORD _TSEL2 :4;\r
+    IO_WORD _TSEL3 :4;\r
+  }bitc;\r
+ }GCN10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL00 :1;\r
+    IO_BYTE _TSEL01 :1;\r
+    IO_BYTE _TSEL02 :1;\r
+    IO_BYTE _TSEL03 :1;\r
+    IO_BYTE _TSEL10 :1;\r
+    IO_BYTE _TSEL11 :1;\r
+    IO_BYTE _TSEL12 :1;\r
+    IO_BYTE _TSEL13 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL0 :4;\r
+    IO_BYTE _TSEL1 :4;\r
+  }bitc;\r
+ }GCN1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL20 :1;\r
+    IO_BYTE _TSEL21 :1;\r
+    IO_BYTE _TSEL22 :1;\r
+    IO_BYTE _TSEL23 :1;\r
+    IO_BYTE _TSEL30 :1;\r
+    IO_BYTE _TSEL31 :1;\r
+    IO_BYTE _TSEL32 :1;\r
+    IO_BYTE _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL2 :4;\r
+    IO_BYTE _TSEL3 :4;\r
+  }bitc;\r
+ }GCN1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CKSEL0 :1;\r
+    IO_WORD _CKSEL1 :1;\r
+    IO_WORD _CKSEL2 :1;\r
+    IO_WORD _CKSEL3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _EN :4;\r
+    IO_WORD :4;\r
+    IO_WORD _CKSEL :4;\r
+  }bitc;\r
+ }GCN20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EN :4;\r
+  }bitc;\r
+ }GCN2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE _CKSEL2 :1;\r
+    IO_BYTE _CKSEL3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :4;\r
+  }bitc;\r
+ }GCN2H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TSEL00 :1;\r
+    IO_WORD _TSEL01 :1;\r
+    IO_WORD _TSEL02 :1;\r
+    IO_WORD _TSEL03 :1;\r
+    IO_WORD _TSEL10 :1;\r
+    IO_WORD _TSEL11 :1;\r
+    IO_WORD _TSEL12 :1;\r
+    IO_WORD _TSEL13 :1;\r
+    IO_WORD _TSEL20 :1;\r
+    IO_WORD _TSEL21 :1;\r
+    IO_WORD _TSEL22 :1;\r
+    IO_WORD _TSEL23 :1;\r
+    IO_WORD _TSEL30 :1;\r
+    IO_WORD _TSEL31 :1;\r
+    IO_WORD _TSEL32 :1;\r
+    IO_WORD _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TSEL0 :4;\r
+    IO_WORD _TSEL1 :4;\r
+    IO_WORD _TSEL2 :4;\r
+    IO_WORD _TSEL3 :4;\r
+  }bitc;\r
+ }GCN11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL00 :1;\r
+    IO_BYTE _TSEL01 :1;\r
+    IO_BYTE _TSEL02 :1;\r
+    IO_BYTE _TSEL03 :1;\r
+    IO_BYTE _TSEL10 :1;\r
+    IO_BYTE _TSEL11 :1;\r
+    IO_BYTE _TSEL12 :1;\r
+    IO_BYTE _TSEL13 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL0 :4;\r
+    IO_BYTE _TSEL1 :4;\r
+  }bitc;\r
+ }GCN1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL20 :1;\r
+    IO_BYTE _TSEL21 :1;\r
+    IO_BYTE _TSEL22 :1;\r
+    IO_BYTE _TSEL23 :1;\r
+    IO_BYTE _TSEL30 :1;\r
+    IO_BYTE _TSEL31 :1;\r
+    IO_BYTE _TSEL32 :1;\r
+    IO_BYTE _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL2 :4;\r
+    IO_BYTE _TSEL3 :4;\r
+  }bitc;\r
+ }GCN1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CKSEL0 :1;\r
+    IO_WORD _CKSEL1 :1;\r
+    IO_WORD _CKSEL2 :1;\r
+    IO_WORD _CKSEL3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :8;\r
+    IO_WORD _CKSEL :4;\r
+  }bitc;\r
+ }GCN21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }GCN2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE _CKSEL2 :1;\r
+    IO_BYTE _CKSEL3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :4;\r
+  }bitc;\r
+ }GCN2H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADT :1;\r
+    IO_BYTE _GCA :1;\r
+    IO_BYTE _AAS :1;\r
+    IO_BYTE _TRX :1;\r
+    IO_BYTE _LRB :1;\r
+    IO_BYTE _AL :1;\r
+    IO_BYTE _RSC :1;\r
+    IO_BYTE _BB :1;\r
+  }bit;\r
+ }IBSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _GCAA :1;\r
+    IO_BYTE _ACK :1;\r
+    IO_BYTE _MSS :1;\r
+    IO_BYTE _SCC :1;\r
+    IO_BYTE _BEIE :1;\r
+    IO_BYTE _BER :1;\r
+  }bit;\r
+ }IBCR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TA0 :1;\r
+    IO_WORD _TA1 :1;\r
+    IO_WORD _TA2 :1;\r
+    IO_WORD _TA3 :1;\r
+    IO_WORD _TA4 :1;\r
+    IO_WORD _TA5 :1;\r
+    IO_WORD _TA6 :1;\r
+    IO_WORD _TA7 :1;\r
+    IO_WORD _TA8 :1;\r
+    IO_WORD _TA9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TA :10;\r
+  }bitc;\r
+ }ITBA0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TA0 :1;\r
+    IO_BYTE _TA1 :1;\r
+    IO_BYTE _TA2 :1;\r
+    IO_BYTE _TA3 :1;\r
+    IO_BYTE _TA4 :1;\r
+    IO_BYTE _TA5 :1;\r
+    IO_BYTE _TA6 :1;\r
+    IO_BYTE _TA7 :1;\r
+  }bit;\r
+ }ITBAL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TA8 :1;\r
+    IO_BYTE _TA9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ITBAH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TM0 :1;\r
+    IO_WORD _TM1 :1;\r
+    IO_WORD _TM2 :1;\r
+    IO_WORD _TM3 :1;\r
+    IO_WORD _TM4 :1;\r
+    IO_WORD _TM5 :1;\r
+    IO_WORD _TM6 :1;\r
+    IO_WORD _TM7 :1;\r
+    IO_WORD _TM8 :1;\r
+    IO_WORD _TM9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _RAL :1;\r
+    IO_WORD _ENTB :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TM :10;\r
+  }bitc;\r
+ }ITMK0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TM0 :1;\r
+    IO_BYTE _TM1 :1;\r
+    IO_BYTE _TM2 :1;\r
+    IO_BYTE _TM3 :1;\r
+    IO_BYTE _TM4 :1;\r
+    IO_BYTE _TM5 :1;\r
+    IO_BYTE _TM6 :1;\r
+    IO_BYTE _TM7 :1;\r
+  }bit;\r
+ }ITMKL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TM8 :1;\r
+    IO_BYTE _TM9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _RAL :1;\r
+    IO_BYTE _ENTB :1;\r
+  }bit;\r
+ }ITMKH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SA0 :1;\r
+    IO_BYTE _SA1 :1;\r
+    IO_BYTE _SA2 :1;\r
+    IO_BYTE _SA3 :1;\r
+    IO_BYTE _SA4 :1;\r
+    IO_BYTE _SA5 :1;\r
+    IO_BYTE _SA6 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SA :7;\r
+  }bitc;\r
+ }ISBA0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SM0 :1;\r
+    IO_BYTE _SM1 :1;\r
+    IO_BYTE _SM2 :1;\r
+    IO_BYTE _SM3 :1;\r
+    IO_BYTE _SM4 :1;\r
+    IO_BYTE _SM5 :1;\r
+    IO_BYTE _SM6 :1;\r
+    IO_BYTE _ENSB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SM :7;\r
+  }bitc;\r
+ }ISMK0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }IDAR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CS0 :1;\r
+    IO_BYTE _CS1 :1;\r
+    IO_BYTE _CS2 :1;\r
+    IO_BYTE _CS3 :1;\r
+    IO_BYTE _CS4 :1;\r
+    IO_BYTE _EN :1;\r
+    IO_BYTE _NSF :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CS :5;\r
+  }bitc;\r
+ }ICCR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADT :1;\r
+    IO_BYTE _GCA :1;\r
+    IO_BYTE _AAS :1;\r
+    IO_BYTE _TRX :1;\r
+    IO_BYTE _LRB :1;\r
+    IO_BYTE _AL :1;\r
+    IO_BYTE _RSC :1;\r
+    IO_BYTE _BB :1;\r
+  }bit;\r
+ }IBSR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _GCAA :1;\r
+    IO_BYTE _ACK :1;\r
+    IO_BYTE _MSS :1;\r
+    IO_BYTE _SCC :1;\r
+    IO_BYTE _BEIE :1;\r
+    IO_BYTE _BER :1;\r
+  }bit;\r
+ }IBCR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TA0 :1;\r
+    IO_WORD _TA1 :1;\r
+    IO_WORD _TA2 :1;\r
+    IO_WORD _TA3 :1;\r
+    IO_WORD _TA4 :1;\r
+    IO_WORD _TA5 :1;\r
+    IO_WORD _TA6 :1;\r
+    IO_WORD _TA7 :1;\r
+    IO_WORD _TA8 :1;\r
+    IO_WORD _TA9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TA :10;\r
+  }bitc;\r
+ }ITBA1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TA0 :1;\r
+    IO_BYTE _TA1 :1;\r
+    IO_BYTE _TA2 :1;\r
+    IO_BYTE _TA3 :1;\r
+    IO_BYTE _TA4 :1;\r
+    IO_BYTE _TA5 :1;\r
+    IO_BYTE _TA6 :1;\r
+    IO_BYTE _TA7 :1;\r
+  }bit;\r
+ }ITBAL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TA8 :1;\r
+    IO_BYTE _TA9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ITBAH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TM0 :1;\r
+    IO_WORD _TM1 :1;\r
+    IO_WORD _TM2 :1;\r
+    IO_WORD _TM3 :1;\r
+    IO_WORD _TM4 :1;\r
+    IO_WORD _TM5 :1;\r
+    IO_WORD _TM6 :1;\r
+    IO_WORD _TM7 :1;\r
+    IO_WORD _TM8 :1;\r
+    IO_WORD _TM9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _RAL :1;\r
+    IO_WORD _ENTB :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TM :10;\r
+  }bitc;\r
+ }ITMK1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TM0 :1;\r
+    IO_BYTE _TM1 :1;\r
+    IO_BYTE _TM2 :1;\r
+    IO_BYTE _TM3 :1;\r
+    IO_BYTE _TM4 :1;\r
+    IO_BYTE _TM5 :1;\r
+    IO_BYTE _TM6 :1;\r
+    IO_BYTE _TM7 :1;\r
+  }bit;\r
+ }ITMKL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TM8 :1;\r
+    IO_BYTE _TM9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _RAL :1;\r
+    IO_BYTE _ENTB :1;\r
+  }bit;\r
+ }ITMKH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SA0 :1;\r
+    IO_BYTE _SA1 :1;\r
+    IO_BYTE _SA2 :1;\r
+    IO_BYTE _SA3 :1;\r
+    IO_BYTE _SA4 :1;\r
+    IO_BYTE _SA5 :1;\r
+    IO_BYTE _SA6 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SA :7;\r
+  }bitc;\r
+ }ISBA1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SM0 :1;\r
+    IO_BYTE _SM1 :1;\r
+    IO_BYTE _SM2 :1;\r
+    IO_BYTE _SM3 :1;\r
+    IO_BYTE _SM4 :1;\r
+    IO_BYTE _SM5 :1;\r
+    IO_BYTE _SM6 :1;\r
+    IO_BYTE _ENSB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SM :7;\r
+  }bitc;\r
+ }ISMK1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }IDAR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CS0 :1;\r
+    IO_BYTE _CS1 :1;\r
+    IO_BYTE _CS2 :1;\r
+    IO_BYTE _CS3 :1;\r
+    IO_BYTE _CS4 :1;\r
+    IO_BYTE _EN :1;\r
+    IO_BYTE _NSF :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CS :5;\r
+  }bitc;\r
+ }ICCR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DTE0 :1;\r
+    IO_WORD _DTE1 :1;\r
+    IO_WORD _DTE2 :1;\r
+    IO_WORD _DTE3 :1;\r
+    IO_WORD _DTE4 :1;\r
+    IO_WORD _DTE5 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }DSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DTE0 :1;\r
+    IO_BYTE _DTE1 :1;\r
+    IO_BYTE _DTE2 :1;\r
+    IO_BYTE _DTE3 :1;\r
+    IO_BYTE _DTE4 :1;\r
+    IO_BYTE _DTE5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DSRLSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _STP0 :1;\r
+    IO_WORD _STP1 :1;\r
+    IO_WORD _STP2 :1;\r
+    IO_WORD _STP3 :1;\r
+    IO_WORD _STP4 :1;\r
+    IO_WORD _STP5 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }DSSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _STP0 :1;\r
+    IO_BYTE _STP1 :1;\r
+    IO_BYTE _STP2 :1;\r
+    IO_BYTE _STP3 :1;\r
+    IO_BYTE _STP4 :1;\r
+    IO_BYTE _STP5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DSSRLSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD _EN4 :1;\r
+    IO_WORD _EN5 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }DERSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE _EN4 :1;\r
+    IO_BYTE _EN5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DERLSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _IL0 :1;\r
+    IO_WORD _IL1 :1;\r
+    IO_WORD _IL2 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _IX0 :1;\r
+    IO_WORD _IX1 :1;\r
+    IO_WORD _IX2 :1;\r
+    IO_WORD _IX3 :1;\r
+    IO_WORD _IX4 :1;\r
+    IO_WORD _IX5 :1;\r
+    IO_WORD _IX6 :1;\r
+    IO_WORD _IX7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _IL :3;\r
+    IO_WORD :5;\r
+    IO_WORD _IX :8;\r
+  }bitc;\r
+ }ICRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _IL :3;\r
+  }bitc;\r
+ }ILRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IX0 :1;\r
+    IO_BYTE _IX1 :1;\r
+    IO_BYTE _IX2 :1;\r
+    IO_BYTE _IX3 :1;\r
+    IO_BYTE _IX4 :1;\r
+    IO_BYTE _IX5 :1;\r
+    IO_BYTE _IX6 :1;\r
+    IO_BYTE _IX7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _IX :8;\r
+  }bitc;\r
+ }IDXSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _TB10 :1;\r
+    IO_WORD _TB11 :1;\r
+    IO_WORD _TB12 :1;\r
+    IO_WORD _TB13 :1;\r
+    IO_WORD _TB14 :1;\r
+    IO_WORD _TB15 :1;\r
+    IO_WORD _TB16 :1;\r
+    IO_WORD _TB17 :1;\r
+    IO_WORD _TB18 :1;\r
+    IO_WORD _TB19 :1;\r
+    IO_WORD _TB20 :1;\r
+    IO_WORD _TB21 :1;\r
+    IO_WORD _TB22 :1;\r
+    IO_WORD _TB23 :1;\r
+  }bit;\r
+ }TBRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _TB10 :1;\r
+    IO_BYTE _TB11 :1;\r
+    IO_BYTE _TB12 :1;\r
+    IO_BYTE _TB13 :1;\r
+    IO_BYTE _TB14 :1;\r
+    IO_BYTE _TB15 :1;\r
+  }bit;\r
+ }TBRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TB16 :1;\r
+    IO_BYTE _TB17 :1;\r
+    IO_BYTE _TB18 :1;\r
+    IO_BYTE _TB19 :1;\r
+    IO_BYTE _TB20 :1;\r
+    IO_BYTE _TB21 :1;\r
+    IO_BYTE _TB22 :1;\r
+    IO_BYTE _TB23 :1;\r
+  }bit;\r
+ }TBRHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DIRRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _FLAG :1;\r
+    IO_BYTE _EN :1;\r
+    IO_BYTE _LEV :1;\r
+    IO_BYTE _INT9FIX :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }NMISTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _RSEL0 :1;\r
+    IO_WORD _RSEL1 :1;\r
+    IO_WORD _RSEL2 :1;\r
+    IO_WORD _RSEL3 :1;\r
+    IO_WORD _RSEL4 :1;\r
+    IO_WORD _RSEL5 :1;\r
+    IO_WORD _RSEL6 :1;\r
+    IO_WORD _RSEL7 :1;\r
+    IO_WORD _TSEL0 :1;\r
+    IO_WORD _TSEL1 :1;\r
+    IO_WORD _TSEL2 :1;\r
+    IO_WORD _TSEL3 :1;\r
+    IO_WORD _TSEL4 :1;\r
+    IO_WORD _TSEL5 :1;\r
+    IO_WORD _TSEL6 :1;\r
+    IO_WORD _TSEL7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _RSEL :8;\r
+    IO_WORD _TSEL :8;\r
+  }bitc;\r
+ }EDSU2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MI :1;\r
+    IO_BYTE _SZ0 :1;\r
+    IO_BYTE _SZ1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BS0 :1;\r
+    IO_BYTE _BS1 :1;\r
+    IO_BYTE _BS2 :1;\r
+    IO_BYTE _BS3 :1;\r
+  }bit;\r
+ }ROMMSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RINT :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _SEL0 :1;\r
+    IO_BYTE _SEL1 :1;\r
+    IO_BYTE _TINT :1;\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EN :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _SEL :2;\r
+  }bitc;\r
+ }EDSUSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _I0 :1;\r
+    IO_WORD _I1 :1;\r
+    IO_WORD _IE0 :1;\r
+    IO_WORD _IE1 :1;\r
+    IO_WORD _PE0 :1;\r
+    IO_WORD _PE1 :1;\r
+    IO_WORD _AR :1;\r
+    IO_WORD _AM :1;\r
+    IO_WORD _DMA :1;\r
+    IO_WORD _CPU :1;\r
+    IO_WORD _DATA :1;\r
+    IO_WORD _CODE :1;\r
+    IO_WORD _WORD :1;\r
+    IO_WORD _BYTE :1;\r
+    IO_WORD _WRITE :1;\r
+    IO_WORD _READ :1;\r
+  }bit;\r
+ }PFCS0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _I0 :1;\r
+    IO_WORD _I1 :1;\r
+    IO_WORD _IE0 :1;\r
+    IO_WORD _IE1 :1;\r
+    IO_WORD _PE0 :1;\r
+    IO_WORD _PE1 :1;\r
+    IO_WORD _AR :1;\r
+    IO_WORD _AM :1;\r
+    IO_WORD _DMA :1;\r
+    IO_WORD _CPU :1;\r
+    IO_WORD _DATA :1;\r
+    IO_WORD _CODE :1;\r
+    IO_WORD _WORD :1;\r
+    IO_WORD _BYTE :1;\r
+    IO_WORD _WRITE :1;\r
+    IO_WORD _READ :1;\r
+  }bit;\r
+ }PFCS1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _I0 :1;\r
+    IO_WORD _I1 :1;\r
+    IO_WORD _IE0 :1;\r
+    IO_WORD _IE1 :1;\r
+    IO_WORD _PE0 :1;\r
+    IO_WORD _PE1 :1;\r
+    IO_WORD _AR :1;\r
+    IO_WORD _AM :1;\r
+    IO_WORD _DMA :1;\r
+    IO_WORD _CPU :1;\r
+    IO_WORD _DATA :1;\r
+    IO_WORD _CODE :1;\r
+    IO_WORD _WORD :1;\r
+    IO_WORD _BYTE :1;\r
+    IO_WORD _WRITE :1;\r
+    IO_WORD _READ :1;\r
+  }bit;\r
+ }PFCS2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _I0 :1;\r
+    IO_WORD _I1 :1;\r
+    IO_WORD _IE0 :1;\r
+    IO_WORD _IE1 :1;\r
+    IO_WORD _PE0 :1;\r
+    IO_WORD _PE1 :1;\r
+    IO_WORD _AR :1;\r
+    IO_WORD _AM :1;\r
+    IO_WORD _DMA :1;\r
+    IO_WORD _CPU :1;\r
+    IO_WORD _DATA :1;\r
+    IO_WORD _CODE :1;\r
+    IO_WORD _WORD :1;\r
+    IO_WORD _BYTE :1;\r
+    IO_WORD _WRITE :1;\r
+    IO_WORD _READ :1;\r
+  }bit;\r
+ }PFCS3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RDY :1;\r
+    IO_BYTE _RDYINT :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _WE :1;\r
+    IO_BYTE _CRBE :1;\r
+    IO_BYTE _DRBE :1;\r
+    IO_BYTE _RD19V :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }MFMCSSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _FAWC0 :1;\r
+    IO_WORD _FAWC1 :1;\r
+    IO_WORD _FAWC2 :1;\r
+    IO_WORD _SYNC :1;\r
+    IO_WORD _ADS :1;\r
+    IO_WORD _CLKBW :1;\r
+    IO_WORD _WEXL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _ATDINIT :1;\r
+    IO_WORD _ATDL0 :1;\r
+    IO_WORD _ATDL1 :1;\r
+    IO_WORD _ATDEQD0 :1;\r
+    IO_WORD _ATDEQD1 :1;\r
+    IO_WORD _EQL0 :1;\r
+    IO_WORD _EQL1 :1;\r
+    IO_WORD _EQL2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _FAWC :3;\r
+    IO_WORD :6;\r
+    IO_WORD _ATDL :2;\r
+    IO_WORD _ATDEQD :2;\r
+    IO_WORD _EQL :3;\r
+  }bitc;\r
+ }MFMTCSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _FAWC0 :1;\r
+    IO_BYTE _FAWC1 :1;\r
+    IO_BYTE _FAWC2 :1;\r
+    IO_BYTE _SYNC :1;\r
+    IO_BYTE _ADS :1;\r
+    IO_BYTE _CLKBW :1;\r
+    IO_BYTE _WEXL :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _FAWC :3;\r
+  }bitc;\r
+ }MFMTCLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ATDINIT :1;\r
+    IO_BYTE _ATDL0 :1;\r
+    IO_BYTE _ATDL1 :1;\r
+    IO_BYTE _ATDEQD0 :1;\r
+    IO_BYTE _ATDEQD1 :1;\r
+    IO_BYTE _EQL0 :1;\r
+    IO_BYTE _EQL1 :1;\r
+    IO_BYTE _EQL2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :1;\r
+    IO_BYTE _ATDL :2;\r
+    IO_BYTE _ATDEQD :2;\r
+    IO_BYTE _EQL :3;\r
+  }bitc;\r
+ }MFMTCHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RDY :1;\r
+    IO_BYTE _RDYINT :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _WE :1;\r
+    IO_BYTE _CRBE :1;\r
+    IO_BYTE _DRBE :1;\r
+    IO_BYTE _RD19V :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }SFMCSSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _FAWC0 :1;\r
+    IO_WORD _FAWC1 :1;\r
+    IO_WORD _FAWC2 :1;\r
+    IO_WORD _SYNC :1;\r
+    IO_WORD _ADS :1;\r
+    IO_WORD _CLKBW :1;\r
+    IO_WORD _WEXL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _ATDINIT :1;\r
+    IO_WORD _ATDL0 :1;\r
+    IO_WORD _ATDL1 :1;\r
+    IO_WORD _ATDEQD0 :1;\r
+    IO_WORD _ATDEQD1 :1;\r
+    IO_WORD _EQL0 :1;\r
+    IO_WORD _EQL1 :1;\r
+    IO_WORD _EQL2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _FAWC :3;\r
+    IO_WORD :6;\r
+    IO_WORD _ATDL :2;\r
+    IO_WORD _ATDEQD :2;\r
+    IO_WORD _EQL :3;\r
+  }bitc;\r
+ }SFMTCSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _FAWC0 :1;\r
+    IO_BYTE _FAWC1 :1;\r
+    IO_BYTE _FAWC2 :1;\r
+    IO_BYTE _SYNC :1;\r
+    IO_BYTE _ADS :1;\r
+    IO_BYTE _CLKBW :1;\r
+    IO_BYTE _WEXL :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _FAWC :3;\r
+  }bitc;\r
+ }SFMTCLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ATDINIT :1;\r
+    IO_BYTE _ATDL0 :1;\r
+    IO_BYTE _ATDL1 :1;\r
+    IO_BYTE _ATDEQD0 :1;\r
+    IO_BYTE _ATDEQD1 :1;\r
+    IO_BYTE _EQL0 :1;\r
+    IO_BYTE _EQL1 :1;\r
+    IO_BYTE _EQL2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :1;\r
+    IO_BYTE _ATDL :2;\r
+    IO_BYTE _ATDEQD :2;\r
+    IO_BYTE _EQL :3;\r
+  }bitc;\r
+ }SFMTCHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WCB0 :1;\r
+    IO_BYTE _WCB1 :1;\r
+    IO_BYTE _WCB2 :1;\r
+    IO_BYTE _WCB3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WCB :4;\r
+  }bitc;\r
+ }FMWC0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WCA0 :1;\r
+    IO_BYTE _WCA1 :1;\r
+    IO_BYTE _WCA2 :1;\r
+    IO_BYTE _WCA3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WCA :4;\r
+  }bitc;\r
+ }FMWC1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WC32 :1;\r
+    IO_BYTE _WC33 :1;\r
+    IO_BYTE _WC34 :1;\r
+    IO_BYTE _WC35 :1;\r
+    IO_BYTE _WC36 :1;\r
+    IO_BYTE _WC37 :1;\r
+    IO_BYTE _WC38 :1;\r
+    IO_BYTE _WC39 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WC3 :8;\r
+  }bitc;\r
+ }FMWC5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SMS0 :1;\r
+    IO_BYTE _SMS1 :1;\r
+    IO_BYTE _SPL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SMS :2;\r
+  }bitc;\r
+ }SMCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SC1S0 :1;\r
+    IO_BYTE _SC1S1 :1;\r
+    IO_BYTE _SC2S0 :1;\r
+    IO_BYTE _SC2S1 :1;\r
+    IO_BYTE _RCE :1;\r
+    IO_BYTE _MCE :1;\r
+    IO_BYTE _PCE :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SC1S :2;\r
+    IO_BYTE _SC2S :2;\r
+  }bitc;\r
+ }CKSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MCST0 :1;\r
+    IO_BYTE _MCST1 :1;\r
+    IO_BYTE _MCST2 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PCST :1;\r
+    IO_BYTE _MRFBE :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _MCST :3;\r
+  }bitc;\r
+ }CKSSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SC1M0 :1;\r
+    IO_BYTE _SC1M1 :1;\r
+    IO_BYTE _SC2M0 :1;\r
+    IO_BYTE _SC2M1 :1;\r
+    IO_BYTE _RCM :1;\r
+    IO_BYTE _MCM :1;\r
+    IO_BYTE _PCM :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SC1M :2;\r
+    IO_BYTE _SC2M :2;\r
+  }bitc;\r
+ }CKMRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _RCFS :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BCD0 :1;\r
+    IO_WORD _BCD1 :1;\r
+    IO_WORD _BCD2 :1;\r
+    IO_WORD _BCD3 :1;\r
+    IO_WORD _PC1D0 :1;\r
+    IO_WORD _PC1D1 :1;\r
+    IO_WORD _PC1D2 :1;\r
+    IO_WORD _PC1D3 :1;\r
+    IO_WORD _PC2D0 :1;\r
+    IO_WORD _PC2D1 :1;\r
+    IO_WORD _PC2D2 :1;\r
+    IO_WORD _PC2D3 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :4;\r
+    IO_WORD _BCD :4;\r
+    IO_WORD _PC1D :4;\r
+    IO_WORD _PC2D :4;\r
+  }bitc;\r
+ }CKFCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RCFS :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BCD0 :1;\r
+    IO_BYTE _BCD1 :1;\r
+    IO_BYTE _BCD2 :1;\r
+    IO_BYTE _BCD3 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _BCD :4;\r
+  }bitc;\r
+ }CKFCRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PC1D0 :1;\r
+    IO_BYTE _PC1D1 :1;\r
+    IO_BYTE _PC1D2 :1;\r
+    IO_BYTE _PC1D3 :1;\r
+    IO_BYTE _PC2D0 :1;\r
+    IO_BYTE _PC2D1 :1;\r
+    IO_BYTE _PC2D2 :1;\r
+    IO_BYTE _PC2D3 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _PC1D :4;\r
+    IO_BYTE _PC2D :4;\r
+  }bitc;\r
+ }CKFCRHSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PMS0 :1;\r
+    IO_WORD _PMS1 :1;\r
+    IO_WORD _PMS2 :1;\r
+    IO_WORD _PMS3 :1;\r
+    IO_WORD _PMS4 :1;\r
+    IO_WORD _VMS0 :1;\r
+    IO_WORD _VMS1 :1;\r
+    IO_WORD _VMS2 :1;\r
+    IO_WORD _PC3D0 :1;\r
+    IO_WORD _PC3D1 :1;\r
+    IO_WORD _PC3D2 :1;\r
+    IO_WORD _PC3D3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PMS :5;\r
+    IO_WORD _VMS :3;\r
+    IO_WORD _PC3D :4;\r
+  }bitc;\r
+ }PLLCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PMS0 :1;\r
+    IO_BYTE _PMS1 :1;\r
+    IO_BYTE _PMS2 :1;\r
+    IO_BYTE _PMS3 :1;\r
+    IO_BYTE _PMS4 :1;\r
+    IO_BYTE _VMS0 :1;\r
+    IO_BYTE _VMS1 :1;\r
+    IO_BYTE _VMS2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _PMS :5;\r
+    IO_BYTE _VMS :3;\r
+  }bitc;\r
+ }PLLCRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PC3D0 :1;\r
+    IO_BYTE _PC3D1 :1;\r
+    IO_BYTE _PC3D2 :1;\r
+    IO_BYTE _PC3D3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _PC3D :4;\r
+  }bitc;\r
+ }PLLCRHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RCTI0 :1;\r
+    IO_BYTE _RCTI1 :1;\r
+    IO_BYTE _RCTI2 :1;\r
+    IO_BYTE _RCTI3 :1;\r
+    IO_BYTE _RCTR :1;\r
+    IO_BYTE _RCTIF :1;\r
+    IO_BYTE _RCTIE :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _RCTI :4;\r
+  }bitc;\r
+ }RCTCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MCTI0 :1;\r
+    IO_BYTE _MCTI1 :1;\r
+    IO_BYTE _MCTI2 :1;\r
+    IO_BYTE _MCTI3 :1;\r
+    IO_BYTE _MCTR :1;\r
+    IO_BYTE _MCTIF :1;\r
+    IO_BYTE _MCTIE :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _MCTI :4;\r
+  }bitc;\r
+ }MCTCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PRST :1;\r
+    IO_BYTE _ERST :1;\r
+    IO_BYTE _MCRST :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _SRST :1;\r
+    IO_BYTE _WRST :1;\r
+    IO_BYTE _MCMF :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }RCCSRCSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SRSTG :1;\r
+    IO_BYTE _LVRE :1;\r
+    IO_BYTE _LVDE :1;\r
+    IO_BYTE _CSDRE :1;\r
+    IO_BYTE _MCSDI :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }RCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PRST :1;\r
+    IO_BYTE _ERST :1;\r
+    IO_BYTE _MCRST :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _SRST :1;\r
+    IO_BYTE _WRST :1;\r
+    IO_BYTE _MCMF :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }RCCSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WTI0 :1;\r
+    IO_BYTE _WTI1 :1;\r
+    IO_BYTE _WTI2 :1;\r
+    IO_BYTE _WTI3 :1;\r
+    IO_BYTE _WTCS0 :1;\r
+    IO_BYTE _WTCS1 :1;\r
+    IO_BYTE _RSTP :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WTI :4;\r
+    IO_BYTE _WTCS :2;\r
+  }bitc;\r
+ }WDTCSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WCP0 :1;\r
+    IO_BYTE _WCP1 :1;\r
+    IO_BYTE _WCP2 :1;\r
+    IO_BYTE _WCP3 :1;\r
+    IO_BYTE _WCP4 :1;\r
+    IO_BYTE _WCP5 :1;\r
+    IO_BYTE _WCP6 :1;\r
+    IO_BYTE _WCP7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WCP :8;\r
+  }bitc;\r
+ }WDTCPSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKOE0 :1;\r
+    IO_BYTE _CKOXE0 :1;\r
+    IO_BYTE _RUNC0 :1;\r
+    IO_BYTE _RUNM0 :1;\r
+    IO_BYTE _CKOE1 :1;\r
+    IO_BYTE _CKOXE1 :1;\r
+    IO_BYTE _RUNC1 :1;\r
+    IO_BYTE _RUNM1 :1;\r
+  }bit;\r
+ }COARSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SEL0 :1;\r
+    IO_BYTE _SEL1 :1;\r
+    IO_BYTE _SEL2 :1;\r
+    IO_BYTE _SEL3 :1;\r
+    IO_BYTE _DIV0 :1;\r
+    IO_BYTE _DIV1 :1;\r
+    IO_BYTE _DIV2 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SEL :4;\r
+    IO_BYTE _DIV :3;\r
+  }bitc;\r
+ }COCR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SEL0 :1;\r
+    IO_BYTE _SEL1 :1;\r
+    IO_BYTE _SEL2 :1;\r
+    IO_BYTE _SEL3 :1;\r
+    IO_BYTE _DIV0 :1;\r
+    IO_BYTE _DIV1 :1;\r
+    IO_BYTE _DIV2 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SEL :4;\r
+    IO_BYTE _DIV :3;\r
+  }bitc;\r
+ }COCR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PDX :1;\r
+    IO_BYTE _MODEN :1;\r
+    IO_BYTE _MODRUN :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }CMCRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C0 :1;\r
+    IO_WORD _C1 :1;\r
+    IO_WORD _C2 :1;\r
+    IO_WORD _C3 :1;\r
+    IO_WORD _C4 :1;\r
+    IO_WORD _N0 :1;\r
+    IO_WORD _N1 :1;\r
+    IO_WORD _N2 :1;\r
+    IO_WORD _N3 :1;\r
+    IO_WORD _K0 :1;\r
+    IO_WORD _K1 :1;\r
+    IO_WORD _K2 :1;\r
+    IO_WORD _K3 :1;\r
+    IO_WORD _K4 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C :5;\r
+    IO_WORD _N :3;\r
+    IO_WORD :1;\r
+    IO_WORD _K :5;\r
+  }bitc;\r
+ }CMPRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _C0 :1;\r
+    IO_BYTE _C1 :1;\r
+    IO_BYTE _C2 :1;\r
+    IO_BYTE _C3 :1;\r
+    IO_BYTE _C4 :1;\r
+    IO_BYTE _N0 :1;\r
+    IO_BYTE _N1 :1;\r
+    IO_BYTE _N2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _C :5;\r
+    IO_BYTE _N :3;\r
+  }bitc;\r
+ }CMPRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _N3 :1;\r
+    IO_BYTE _K0 :1;\r
+    IO_BYTE _K1 :1;\r
+    IO_BYTE _K2 :1;\r
+    IO_BYTE _K3 :1;\r
+    IO_BYTE _K4 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :1;\r
+    IO_BYTE _K :5;\r
+  }bitc;\r
+ }CMPRHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LPBM0 :1;\r
+    IO_BYTE _LPBM1 :1;\r
+    IO_BYTE _LPMB2 :1;\r
+    IO_BYTE _LPMA0 :1;\r
+    IO_BYTE _LPMA1 :1;\r
+    IO_BYTE _LPMA2 :1;\r
+    IO_BYTE _HPM0 :1;\r
+    IO_BYTE _HPM1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _LPBM :3;\r
+    IO_BYTE _LPMA :3;\r
+    IO_BYTE _HPM :2;\r
+  }bitc;\r
+ }VRCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DDR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PIER10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PILR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EPILR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PODR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _HD0 :1;\r
+    IO_BYTE _HD1 :1;\r
+    IO_BYTE _HD2 :1;\r
+    IO_BYTE _HD3 :1;\r
+    IO_BYTE _HD4 :1;\r
+    IO_BYTE _HD5 :1;\r
+    IO_BYTE _HD6 :1;\r
+    IO_BYTE _HD7 :1;\r
+  }bit;\r
+ }PHDR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _HD0 :1;\r
+    IO_BYTE _HD1 :1;\r
+    IO_BYTE _HD2 :1;\r
+    IO_BYTE _HD3 :1;\r
+    IO_BYTE _HD4 :1;\r
+    IO_BYTE _HD5 :1;\r
+    IO_BYTE _HD6 :1;\r
+    IO_BYTE _HD7 :1;\r
+  }bit;\r
+ }PHDR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _HD0 :1;\r
+    IO_BYTE _HD1 :1;\r
+    IO_BYTE _HD2 :1;\r
+    IO_BYTE _HD3 :1;\r
+    IO_BYTE _HD4 :1;\r
+    IO_BYTE _HD5 :1;\r
+    IO_BYTE _HD6 :1;\r
+    IO_BYTE _HD7 :1;\r
+  }bit;\r
+ }PHDR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PUCR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EPSR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADE0 :1;\r
+    IO_BYTE _ADE1 :1;\r
+    IO_BYTE _ADE2 :1;\r
+    IO_BYTE _ADE3 :1;\r
+    IO_BYTE _ADE4 :1;\r
+    IO_BYTE _ADE5 :1;\r
+    IO_BYTE _ADE6 :1;\r
+    IO_BYTE _ADE7 :1;\r
+  }bit;\r
+ }ADER0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADE8 :1;\r
+    IO_BYTE _ADE9 :1;\r
+    IO_BYTE _ADE10 :1;\r
+    IO_BYTE _ADE11 :1;\r
+    IO_BYTE _ADE12 :1;\r
+    IO_BYTE _ADE13 :1;\r
+    IO_BYTE _ADE14 :1;\r
+    IO_BYTE _ADE15 :1;\r
+  }bit;\r
+ }ADER1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADE16 :1;\r
+    IO_BYTE _ADE17 :1;\r
+    IO_BYTE _ADE18 :1;\r
+    IO_BYTE _ADE19 :1;\r
+    IO_BYTE _ADE20 :1;\r
+    IO_BYTE _ADE21 :1;\r
+    IO_BYTE _ADE22 :1;\r
+    IO_BYTE _ADE23 :1;\r
+  }bit;\r
+ }ADER2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT0_R :1;\r
+    IO_BYTE _INT1_R :1;\r
+    IO_BYTE _INT2_R :1;\r
+    IO_BYTE _INT3_R :1;\r
+    IO_BYTE _INT4_R :1;\r
+    IO_BYTE _INT5_R :1;\r
+    IO_BYTE _INT6_R :1;\r
+    IO_BYTE _INT7_R :1;\r
+  }bit;\r
+ }PRRR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT8_R :1;\r
+    IO_BYTE _INT9_R :1;\r
+    IO_BYTE _INT10_R :1;\r
+    IO_BYTE _INT11_R :1;\r
+    IO_BYTE _INT12_R :1;\r
+    IO_BYTE _INT13_R :1;\r
+    IO_BYTE _INT14_R :1;\r
+    IO_BYTE _INT15_R :1;\r
+  }bit;\r
+ }PRRR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PPG0_R :1;\r
+    IO_BYTE _PPG1_R :1;\r
+    IO_BYTE _PPG2_R :1;\r
+    IO_BYTE _PPG3_R :1;\r
+    IO_BYTE _PPG4_R :1;\r
+    IO_BYTE _PPG5_R :1;\r
+    IO_BYTE _PPG6_R :1;\r
+    IO_BYTE _PPG7_R :1;\r
+  }bit;\r
+ }PRRR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIN0_R :1;\r
+    IO_BYTE _TOT0_R :1;\r
+    IO_BYTE _TIN1_R :1;\r
+    IO_BYTE _TOT1_R :1;\r
+    IO_BYTE _TIN2_R :1;\r
+    IO_BYTE _TOT2_R :1;\r
+    IO_BYTE _TIN3_R :1;\r
+    IO_BYTE _TOT3_R :1;\r
+  }bit;\r
+ }PRRR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IN0_R :1;\r
+    IO_BYTE _IN1_R :1;\r
+    IO_BYTE _IN2_R :1;\r
+    IO_BYTE _IN3_R :1;\r
+    IO_BYTE _IN4_R :1;\r
+    IO_BYTE _IN5_R :1;\r
+    IO_BYTE _IN6_R :1;\r
+    IO_BYTE _IN7_R :1;\r
+  }bit;\r
+ }PRRR4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OUT0_R :1;\r
+    IO_BYTE _OUT1_R :1;\r
+    IO_BYTE _OUT2_R :1;\r
+    IO_BYTE _OUT3_R :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _OUT6_R :1;\r
+    IO_BYTE _OUT7_R :1;\r
+  }bit;\r
+ }PRRR5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SGO0_R :1;\r
+    IO_BYTE _SGA0_R :1;\r
+    IO_BYTE _FRCK0_R :1;\r
+    IO_BYTE _SIN2_R :1;\r
+    IO_BYTE _SOT2_R :1;\r
+    IO_BYTE _SCK2_R :1;\r
+    IO_BYTE _CKOT1_R :1;\r
+    IO_BYTE _CKOTX1_R :1;\r
+  }bit;\r
+ }PRRR6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADTG_R :1;\r
+    IO_BYTE _NMI_R :1;\r
+    IO_BYTE _CS3_R :1;\r
+    IO_BYTE _INT3_R1 :1;\r
+    IO_BYTE _INT4_R1 :1;\r
+    IO_BYTE _INT5_R1 :1;\r
+    IO_BYTE _RX2_R :1;\r
+    IO_BYTE _TX2_R :1;\r
+  }bit;\r
+ }PRRR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SIN7_R :1;\r
+    IO_BYTE _SOT7_R :1;\r
+    IO_BYTE _SCK7_R :1;\r
+    IO_BYTE _SIN8_R :1;\r
+    IO_BYTE _SOT8_R :1;\r
+    IO_BYTE _SCK8_R :1;\r
+    IO_BYTE _SIN9_R :1;\r
+    IO_BYTE _SOT9_R :1;\r
+  }bit;\r
+ }PRRR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCK9_R :1;\r
+    IO_BYTE _SGO1_R :1;\r
+    IO_BYTE _SGA1_R :1;\r
+    IO_BYTE _FRCK2_R :1;\r
+    IO_BYTE _OUT10_R :1;\r
+    IO_BYTE _CKOT0_R :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PRRR9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }WTBR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }WTBRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D8 :1;\r
+    IO_BYTE _D9 :1;\r
+    IO_BYTE _D10 :1;\r
+    IO_BYTE _D11 :1;\r
+    IO_BYTE _D12 :1;\r
+    IO_BYTE _D13 :1;\r
+    IO_BYTE _D14 :1;\r
+    IO_BYTE _D15 :1;\r
+  }bit;\r
+ }WTBRH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D16 :1;\r
+    IO_BYTE _D17 :1;\r
+    IO_BYTE _D18 :1;\r
+    IO_BYTE _D19 :1;\r
+    IO_BYTE _D20 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _D1 :5;\r
+  }bitc;\r
+ }WTBR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _S0 :1;\r
+    IO_BYTE _S1 :1;\r
+    IO_BYTE _S2 :1;\r
+    IO_BYTE _S3 :1;\r
+    IO_BYTE _S4 :1;\r
+    IO_BYTE _S5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _S :6;\r
+  }bitc;\r
+ }WTSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _M0 :1;\r
+    IO_BYTE _M1 :1;\r
+    IO_BYTE _M2 :1;\r
+    IO_BYTE _M3 :1;\r
+    IO_BYTE _M4 :1;\r
+    IO_BYTE _M5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _M :6;\r
+  }bitc;\r
+ }WTMRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _H0 :1;\r
+    IO_BYTE _H1 :1;\r
+    IO_BYTE _H2 :1;\r
+    IO_BYTE _H3 :1;\r
+    IO_BYTE _H4 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _H :5;\r
+  }bitc;\r
+ }WTHRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT4 :1;\r
+    IO_BYTE _INTE4 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }WTCERSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :2;\r
+  }bitc;\r
+ }WTCKSRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ST :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _UPDT :1;\r
+    IO_WORD _RUN :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _INT0 :1;\r
+    IO_WORD _INTE0 :1;\r
+    IO_WORD _INT1 :1;\r
+    IO_WORD _INTE1 :1;\r
+    IO_WORD _INT2 :1;\r
+    IO_WORD _INTE2 :1;\r
+    IO_WORD _INT3 :1;\r
+    IO_WORD _INTE3 :1;\r
+  }bit;\r
+ }WTCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ST :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _UPDT :1;\r
+    IO_BYTE _RUN :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }WTCRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT0 :1;\r
+    IO_BYTE _INTE0 :1;\r
+    IO_BYTE _INT1 :1;\r
+    IO_BYTE _INTE1 :1;\r
+    IO_BYTE _INT2 :1;\r
+    IO_BYTE _INTE2 :1;\r
+    IO_BYTE _INT3 :1;\r
+    IO_BYTE _INTE3 :1;\r
+  }bit;\r
+ }WTCRHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTEN :1;\r
+    IO_BYTE _INT :1;\r
+    IO_BYTE _CKSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _STRT :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _RESV :1;\r
+  }bit;\r
+ }CUCRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TDD0 :1;\r
+    IO_WORD _TDD1 :1;\r
+    IO_WORD _TDD2 :1;\r
+    IO_WORD _TDD3 :1;\r
+    IO_WORD _TDD4 :1;\r
+    IO_WORD _TDD5 :1;\r
+    IO_WORD _TDD6 :1;\r
+    IO_WORD _TDD7 :1;\r
+    IO_WORD _TDD8 :1;\r
+    IO_WORD _TDD9 :1;\r
+    IO_WORD _TDD10 :1;\r
+    IO_WORD _TDD11 :1;\r
+    IO_WORD _TDD12 :1;\r
+    IO_WORD _TDD13 :1;\r
+    IO_WORD _TDD14 :1;\r
+    IO_WORD _TDD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TDD :16;\r
+  }bitc;\r
+ }CUTDSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDD0 :1;\r
+    IO_BYTE _TDD1 :1;\r
+    IO_BYTE _TDD2 :1;\r
+    IO_BYTE _TDD3 :1;\r
+    IO_BYTE _TDD4 :1;\r
+    IO_BYTE _TDD5 :1;\r
+    IO_BYTE _TDD6 :1;\r
+    IO_BYTE _TDD7 :1;\r
+  }bit;\r
+ }CUTDLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDD8 :1;\r
+    IO_BYTE _TDD9 :1;\r
+    IO_BYTE _TDD10 :1;\r
+    IO_BYTE _TDD11 :1;\r
+    IO_BYTE _TDD12 :1;\r
+    IO_BYTE _TDD13 :1;\r
+    IO_BYTE _TDD14 :1;\r
+    IO_BYTE _TDD15 :1;\r
+  }bit;\r
+ }CUTDHSTR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _TDR0 :1;\r
+    IO_LWORD _TDR1 :1;\r
+    IO_LWORD _TDR2 :1;\r
+    IO_LWORD _TDR3 :1;\r
+    IO_LWORD _TDR4 :1;\r
+    IO_LWORD _TDR5 :1;\r
+    IO_LWORD _TDR6 :1;\r
+    IO_LWORD _TDR7 :1;\r
+    IO_LWORD _TDR8 :1;\r
+    IO_LWORD _TDR9 :1;\r
+    IO_LWORD _TDR10 :1;\r
+    IO_LWORD _TDR11 :1;\r
+    IO_LWORD _TDR12 :1;\r
+    IO_LWORD _TDR13 :1;\r
+    IO_LWORD _TDR14 :1;\r
+    IO_LWORD _TDR15 :1;\r
+    IO_LWORD _TDR16 :1;\r
+    IO_LWORD _TDR17 :1;\r
+    IO_LWORD _TDR18 :1;\r
+    IO_LWORD _TDR19 :1;\r
+    IO_LWORD _TDR20 :1;\r
+    IO_LWORD _TDR21 :1;\r
+    IO_LWORD _TDR22 :1;\r
+    IO_LWORD _TDR23 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }CUTRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TDR0 :1;\r
+    IO_WORD _TDR1 :1;\r
+    IO_WORD _TDR2 :1;\r
+    IO_WORD _TDR3 :1;\r
+    IO_WORD _TDR4 :1;\r
+    IO_WORD _TDR5 :1;\r
+    IO_WORD _TDR6 :1;\r
+    IO_WORD _TDR7 :1;\r
+    IO_WORD _TDR8 :1;\r
+    IO_WORD _TDR9 :1;\r
+    IO_WORD _TDR10 :1;\r
+    IO_WORD _TDR11 :1;\r
+    IO_WORD _TDR12 :1;\r
+    IO_WORD _TDR13 :1;\r
+    IO_WORD _TDR14 :1;\r
+    IO_WORD _TDR15 :1;\r
+  }bit;\r
+ }CUTR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDR0 :1;\r
+    IO_BYTE _TDR1 :1;\r
+    IO_BYTE _TDR2 :1;\r
+    IO_BYTE _TDR3 :1;\r
+    IO_BYTE _TDR4 :1;\r
+    IO_BYTE _TDR5 :1;\r
+    IO_BYTE _TDR6 :1;\r
+    IO_BYTE _TDR7 :1;\r
+  }bit;\r
+ }CUTR2LSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDR8 :1;\r
+    IO_BYTE _TDR9 :1;\r
+    IO_BYTE _TDR10 :1;\r
+    IO_BYTE _TDR11 :1;\r
+    IO_BYTE _TDR12 :1;\r
+    IO_BYTE _TDR13 :1;\r
+    IO_BYTE _TDR14 :1;\r
+    IO_BYTE _TDR15 :1;\r
+  }bit;\r
+ }CUTR2HSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TDR16 :1;\r
+    IO_WORD _TDR17 :1;\r
+    IO_WORD _TDR18 :1;\r
+    IO_WORD _TDR19 :1;\r
+    IO_WORD _TDR20 :1;\r
+    IO_WORD _TDR21 :1;\r
+    IO_WORD _TDR22 :1;\r
+    IO_WORD _TDR23 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }CUTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDR16 :1;\r
+    IO_BYTE _TDR17 :1;\r
+    IO_BYTE _TDR18 :1;\r
+    IO_BYTE _TDR19 :1;\r
+    IO_BYTE _TDR20 :1;\r
+    IO_BYTE _TDR21 :1;\r
+    IO_BYTE _TDR22 :1;\r
+    IO_BYTE _TDR23 :1;\r
+  }bit;\r
+ }CUTR1LSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }CUTR1HSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TMIS0 :1;\r
+    IO_BYTE _TMIS1 :1;\r
+    IO_BYTE _TMIS2 :1;\r
+    IO_BYTE _TMIS3 :1;\r
+    IO_BYTE _TMIS4 :1;\r
+    IO_BYTE _TMIS5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }TMISRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PD :1;\r
+    IO_BYTE _IEN :1;\r
+    IO_BYTE _IRQ :1;\r
+    IO_BYTE _OUT1 :1;\r
+    IO_BYTE _OUT2 :1;\r
+    IO_BYTE _UVEN :1;\r
+    IO_BYTE _OVEN :1;\r
+    IO_BYTE _CMD :1;\r
+  }bit;\r
+ }ACSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTREF :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }AECSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PD :1;\r
+    IO_BYTE _IEN :1;\r
+    IO_BYTE _IRQ :1;\r
+    IO_BYTE _OUT1 :1;\r
+    IO_BYTE _OUT2 :1;\r
+    IO_BYTE _UVEN :1;\r
+    IO_BYTE _OVEN :1;\r
+    IO_BYTE _CMD :1;\r
+  }bit;\r
+ }ACSR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTREF :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }AECSR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TSEL00 :1;\r
+    IO_WORD _TSEL01 :1;\r
+    IO_WORD _TSEL02 :1;\r
+    IO_WORD _TSEL03 :1;\r
+    IO_WORD _TSEL10 :1;\r
+    IO_WORD _TSEL11 :1;\r
+    IO_WORD _TSEL12 :1;\r
+    IO_WORD _TSEL13 :1;\r
+    IO_WORD _TSEL20 :1;\r
+    IO_WORD _TSEL21 :1;\r
+    IO_WORD _TSEL22 :1;\r
+    IO_WORD _TSEL23 :1;\r
+    IO_WORD _TSEL30 :1;\r
+    IO_WORD _TSEL31 :1;\r
+    IO_WORD _TSEL32 :1;\r
+    IO_WORD _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TSEL0 :4;\r
+    IO_WORD _TSEL1 :4;\r
+    IO_WORD _TSEL2 :4;\r
+    IO_WORD _TSEL3 :4;\r
+  }bitc;\r
+ }GCN12STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL00 :1;\r
+    IO_BYTE _TSEL01 :1;\r
+    IO_BYTE _TSEL02 :1;\r
+    IO_BYTE _TSEL03 :1;\r
+    IO_BYTE _TSEL10 :1;\r
+    IO_BYTE _TSEL11 :1;\r
+    IO_BYTE _TSEL12 :1;\r
+    IO_BYTE _TSEL13 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL0 :4;\r
+    IO_BYTE _TSEL1 :4;\r
+  }bitc;\r
+ }GCN1L2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL20 :1;\r
+    IO_BYTE _TSEL21 :1;\r
+    IO_BYTE _TSEL22 :1;\r
+    IO_BYTE _TSEL23 :1;\r
+    IO_BYTE _TSEL30 :1;\r
+    IO_BYTE _TSEL31 :1;\r
+    IO_BYTE _TSEL32 :1;\r
+    IO_BYTE _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL2 :4;\r
+    IO_BYTE _TSEL3 :4;\r
+  }bitc;\r
+ }GCN1H2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CKSEL0 :1;\r
+    IO_WORD _CKSEL1 :1;\r
+    IO_WORD _CKSEL2 :1;\r
+    IO_WORD _CKSEL3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _EN :4;\r
+    IO_WORD :4;\r
+    IO_WORD _CKSEL :4;\r
+  }bitc;\r
+ }GCN22STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EN :4;\r
+  }bitc;\r
+ }GCN2L2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE _CKSEL2 :1;\r
+    IO_BYTE _CKSEL3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :4;\r
+  }bitc;\r
+ }GCN2H2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR11STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR11STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT11STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH11STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TSEL00 :1;\r
+    IO_WORD _TSEL01 :1;\r
+    IO_WORD _TSEL02 :1;\r
+    IO_WORD _TSEL03 :1;\r
+    IO_WORD _TSEL10 :1;\r
+    IO_WORD _TSEL11 :1;\r
+    IO_WORD _TSEL12 :1;\r
+    IO_WORD _TSEL13 :1;\r
+    IO_WORD _TSEL20 :1;\r
+    IO_WORD _TSEL21 :1;\r
+    IO_WORD _TSEL22 :1;\r
+    IO_WORD _TSEL23 :1;\r
+    IO_WORD _TSEL30 :1;\r
+    IO_WORD _TSEL31 :1;\r
+    IO_WORD _TSEL32 :1;\r
+    IO_WORD _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TSEL0 :4;\r
+    IO_WORD _TSEL1 :4;\r
+    IO_WORD _TSEL2 :4;\r
+    IO_WORD _TSEL3 :4;\r
+  }bitc;\r
+ }GCN13STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL00 :1;\r
+    IO_BYTE _TSEL01 :1;\r
+    IO_BYTE _TSEL02 :1;\r
+    IO_BYTE _TSEL03 :1;\r
+    IO_BYTE _TSEL10 :1;\r
+    IO_BYTE _TSEL11 :1;\r
+    IO_BYTE _TSEL12 :1;\r
+    IO_BYTE _TSEL13 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL0 :4;\r
+    IO_BYTE _TSEL1 :4;\r
+  }bitc;\r
+ }GCN1L3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL20 :1;\r
+    IO_BYTE _TSEL21 :1;\r
+    IO_BYTE _TSEL22 :1;\r
+    IO_BYTE _TSEL23 :1;\r
+    IO_BYTE _TSEL30 :1;\r
+    IO_BYTE _TSEL31 :1;\r
+    IO_BYTE _TSEL32 :1;\r
+    IO_BYTE _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL2 :4;\r
+    IO_BYTE _TSEL3 :4;\r
+  }bitc;\r
+ }GCN1H3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CKSEL0 :1;\r
+    IO_WORD _CKSEL1 :1;\r
+    IO_WORD _CKSEL2 :1;\r
+    IO_WORD _CKSEL3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _EN :4;\r
+    IO_WORD :4;\r
+    IO_WORD _CKSEL :4;\r
+  }bitc;\r
+ }GCN23STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EN :4;\r
+  }bitc;\r
+ }GCN2L3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE _CKSEL2 :1;\r
+    IO_BYTE _CKSEL3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :4;\r
+  }bitc;\r
+ }GCN2H3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR12STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR12STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT12STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN12STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL12STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH12STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN13STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL13STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR14STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR14STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT14STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN14STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL14STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH14STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR15STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR15STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT15STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN15STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL15STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH15STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PPG8_R :1;\r
+    IO_BYTE _PPG9_R :1;\r
+    IO_BYTE _PPG10_R :1;\r
+    IO_BYTE _PPG11_R :1;\r
+    IO_BYTE _TTG8_R :1;\r
+    IO_BYTE _TTG9_R :1;\r
+    IO_BYTE _TTG10_R :1;\r
+    IO_BYTE _TTG11_R :1;\r
+  }bit;\r
+ }PRRR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PPG16_R :1;\r
+    IO_BYTE _PPG17_R :1;\r
+    IO_BYTE _PPG18_R :1;\r
+    IO_BYTE _PPG19_R :1;\r
+    IO_BYTE _TTG16_R :1;\r
+    IO_BYTE _TTG17_R :1;\r
+    IO_BYTE _TTG18_R :1;\r
+    IO_BYTE _TTG19_R :1;\r
+  }bit;\r
+ }PRRR11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CS0_R :1;\r
+    IO_BYTE _CS1_R :1;\r
+    IO_BYTE _CS2_R :1;\r
+    IO_BYTE _CS4_R :1;\r
+    IO_BYTE _CS5_R :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PRRR12STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PRRR13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+  }bitc;\r
+ }EAC0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EACH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+  }bitc;\r
+ }EAC1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EACH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD _EASZ0 :1;\r
+    IO_WORD _EASZ1 :1;\r
+    IO_WORD _EASZ2 :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+    IO_WORD :5;\r
+    IO_WORD _EASZ :3;\r
+  }bitc;\r
+ }EAC2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EASZ0 :1;\r
+    IO_BYTE _EASZ1 :1;\r
+    IO_BYTE _EASZ2 :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EASZ :3;\r
+  }bitc;\r
+ }EACH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD _EASZ0 :1;\r
+    IO_WORD _EASZ1 :1;\r
+    IO_WORD _EASZ2 :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+    IO_WORD :5;\r
+    IO_WORD _EASZ :3;\r
+  }bitc;\r
+ }EAC3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EASZ0 :1;\r
+    IO_BYTE _EASZ1 :1;\r
+    IO_BYTE _EASZ2 :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EASZ :3;\r
+  }bitc;\r
+ }EACH3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD _EASZ0 :1;\r
+    IO_WORD _EASZ1 :1;\r
+    IO_WORD _EASZ2 :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+    IO_WORD :5;\r
+    IO_WORD _EASZ :3;\r
+  }bitc;\r
+ }EAC4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EASZ0 :1;\r
+    IO_BYTE _EASZ1 :1;\r
+    IO_BYTE _EASZ2 :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EASZ :3;\r
+  }bitc;\r
+ }EACH4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD _EASZ0 :1;\r
+    IO_WORD _EASZ1 :1;\r
+    IO_WORD _EASZ2 :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+    IO_WORD :5;\r
+    IO_WORD _EASZ :3;\r
+  }bitc;\r
+ }EAC5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EASZ0 :1;\r
+    IO_BYTE _EASZ1 :1;\r
+    IO_BYTE _EASZ2 :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EASZ :3;\r
+  }bitc;\r
+ }EACH5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A0 :1;\r
+    IO_BYTE _A1 :1;\r
+    IO_BYTE _A2 :1;\r
+    IO_BYTE _A3 :1;\r
+    IO_BYTE _A4 :1;\r
+    IO_BYTE _A5 :1;\r
+    IO_BYTE _A6 :1;\r
+    IO_BYTE _A7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _A :8;\r
+  }bitc;\r
+ }EAS2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A0 :1;\r
+    IO_BYTE _A1 :1;\r
+    IO_BYTE _A2 :1;\r
+    IO_BYTE _A3 :1;\r
+    IO_BYTE _A4 :1;\r
+    IO_BYTE _A5 :1;\r
+    IO_BYTE _A6 :1;\r
+    IO_BYTE _A7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _A :8;\r
+  }bitc;\r
+ }EAS3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A0 :1;\r
+    IO_BYTE _A1 :1;\r
+    IO_BYTE _A2 :1;\r
+    IO_BYTE _A3 :1;\r
+    IO_BYTE _A4 :1;\r
+    IO_BYTE _A5 :1;\r
+    IO_BYTE _A6 :1;\r
+    IO_BYTE _A7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _A :8;\r
+  }bitc;\r
+ }EAS4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A0 :1;\r
+    IO_BYTE _A1 :1;\r
+    IO_BYTE _A2 :1;\r
+    IO_BYTE _A3 :1;\r
+    IO_BYTE _A4 :1;\r
+    IO_BYTE _A5 :1;\r
+    IO_BYTE _A6 :1;\r
+    IO_BYTE _A7 :1;\r
+  }bit;\r
+ }EAS5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EAE0 :1;\r
+    IO_BYTE _EAE1 :1;\r
+    IO_BYTE _EAE2 :1;\r
+    IO_BYTE _EAE3 :1;\r
+    IO_BYTE _EAE4 :1;\r
+    IO_BYTE _EAE5 :1;\r
+    IO_BYTE _ERE :1;\r
+    IO_BYTE _NMS :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EAE :6;\r
+  }bitc;\r
+ }EBMSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DIV0 :1;\r
+    IO_BYTE _DIV1 :1;\r
+    IO_BYTE _DIV2 :1;\r
+    IO_BYTE _CSM :1;\r
+    IO_BYTE _CKI :1;\r
+    IO_BYTE _CKE :1;\r
+    IO_BYTE _RYE :1;\r
+    IO_BYTE _HDE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DIV :3;\r
+  }bitc;\r
+ }EBCFSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A00 :1;\r
+    IO_BYTE _A01 :1;\r
+    IO_BYTE _A02 :1;\r
+    IO_BYTE _A03 :1;\r
+    IO_BYTE _A04 :1;\r
+    IO_BYTE _A05 :1;\r
+    IO_BYTE _A06 :1;\r
+    IO_BYTE _A07 :1;\r
+  }bit;\r
+ }EBAE0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A08 :1;\r
+    IO_BYTE _A09 :1;\r
+    IO_BYTE _A10 :1;\r
+    IO_BYTE _A11 :1;\r
+    IO_BYTE _A12 :1;\r
+    IO_BYTE _A13 :1;\r
+    IO_BYTE _A14 :1;\r
+    IO_BYTE _A15 :1;\r
+  }bit;\r
+ }EBAE1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A16 :1;\r
+    IO_BYTE _A17 :1;\r
+    IO_BYTE _A18 :1;\r
+    IO_BYTE _A19 :1;\r
+    IO_BYTE _A20 :1;\r
+    IO_BYTE _A21 :1;\r
+    IO_BYTE _A22 :1;\r
+    IO_BYTE _A23 :1;\r
+  }bit;\r
+ }EBAE2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LBE :1;\r
+    IO_BYTE _UBE :1;\r
+    IO_BYTE _WRLE :1;\r
+    IO_BYTE _WRHE :1;\r
+    IO_BYTE _RDE :1;\r
+    IO_BYTE _ASE :1;\r
+    IO_BYTE _ASL :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EBCSSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INIT :1;\r
+    IO_WORD _IE :1;\r
+    IO_WORD _SIE :1;\r
+    IO_WORD _EIE :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _DAR :1;\r
+    IO_WORD _CCE :1;\r
+    IO_WORD _TEST :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }CTRLR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INIT :1;\r
+    IO_BYTE _IE :1;\r
+    IO_BYTE _SIE :1;\r
+    IO_BYTE _EIE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _DAR :1;\r
+    IO_BYTE _CCE :1;\r
+    IO_BYTE _TEST :1;\r
+  }bit;\r
+ }CTRLRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }CTRLRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _LEC0 :1;\r
+    IO_WORD _LEC1 :1;\r
+    IO_WORD _LEC2 :1;\r
+    IO_WORD _TXOK :1;\r
+    IO_WORD _RXOK :1;\r
+    IO_WORD _EPASS :1;\r
+    IO_WORD _EWARN :1;\r
+    IO_WORD _BOFF :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _LEC :3;\r
+  }bitc;\r
+ }STATR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LEC0 :1;\r
+    IO_BYTE _LEC1 :1;\r
+    IO_BYTE _LEC2 :1;\r
+    IO_BYTE _TXOK :1;\r
+    IO_BYTE _RXOK :1;\r
+    IO_BYTE _EPASS :1;\r
+    IO_BYTE _EWARN :1;\r
+    IO_BYTE _BOFF :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _LEC :3;\r
+  }bitc;\r
+ }STATRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }STATRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TEC0 :1;\r
+    IO_WORD _TEC1 :1;\r
+    IO_WORD _TEC2 :1;\r
+    IO_WORD _TEC3 :1;\r
+    IO_WORD _TEC4 :1;\r
+    IO_WORD _TEC5 :1;\r
+    IO_WORD _TEC6 :1;\r
+    IO_WORD _TEC7 :1;\r
+    IO_WORD _REC0 :1;\r
+    IO_WORD _REC1 :1;\r
+    IO_WORD _REC2 :1;\r
+    IO_WORD _REC3 :1;\r
+    IO_WORD _REC4 :1;\r
+    IO_WORD _REC5 :1;\r
+    IO_WORD _REC6 :1;\r
+    IO_WORD _RP :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TEC :8;\r
+    IO_WORD _REC :7;\r
+  }bitc;\r
+ }ERRCNT0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TEC0 :1;\r
+    IO_BYTE _TEC1 :1;\r
+    IO_BYTE _TEC2 :1;\r
+    IO_BYTE _TEC3 :1;\r
+    IO_BYTE _TEC4 :1;\r
+    IO_BYTE _TEC5 :1;\r
+    IO_BYTE _TEC6 :1;\r
+    IO_BYTE _TEC7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TEC :8;\r
+  }bitc;\r
+ }ERRCNTL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _REC0 :1;\r
+    IO_BYTE _REC1 :1;\r
+    IO_BYTE _REC2 :1;\r
+    IO_BYTE _REC3 :1;\r
+    IO_BYTE _REC4 :1;\r
+    IO_BYTE _REC5 :1;\r
+    IO_BYTE _REC6 :1;\r
+    IO_BYTE _RP :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _REC :7;\r
+  }bitc;\r
+ }ERRCNTH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BRP0 :1;\r
+    IO_WORD _BRP1 :1;\r
+    IO_WORD _BRP2 :1;\r
+    IO_WORD _BRP3 :1;\r
+    IO_WORD _BRP4 :1;\r
+    IO_WORD _BRP5 :1;\r
+    IO_WORD _SJW0 :1;\r
+    IO_WORD _SJW1 :1;\r
+    IO_WORD _TSEG10 :1;\r
+    IO_WORD _TSEG11 :1;\r
+    IO_WORD _TSEG12 :1;\r
+    IO_WORD _TSEG13 :1;\r
+    IO_WORD _TSEG20 :1;\r
+    IO_WORD _TSEG21 :1;\r
+    IO_WORD _TSEG22 :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BRP :6;\r
+    IO_WORD _SJW :2;\r
+    IO_WORD _TSEG1 :4;\r
+    IO_WORD _TSEG2 :3;\r
+  }bitc;\r
+ }BTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BRP0 :1;\r
+    IO_BYTE _BRP1 :1;\r
+    IO_BYTE _BRP2 :1;\r
+    IO_BYTE _BRP3 :1;\r
+    IO_BYTE _BRP4 :1;\r
+    IO_BYTE _BRP5 :1;\r
+    IO_BYTE _SJW0 :1;\r
+    IO_BYTE _SJW1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _BRP :6;\r
+    IO_BYTE _SJW :2;\r
+  }bitc;\r
+ }BTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEG10 :1;\r
+    IO_BYTE _TSEG11 :1;\r
+    IO_BYTE _TSEG12 :1;\r
+    IO_BYTE _TSEG13 :1;\r
+    IO_BYTE _TSEG20 :1;\r
+    IO_BYTE _TSEG21 :1;\r
+    IO_BYTE _TSEG22 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEG1 :4;\r
+    IO_BYTE _TSEG2 :3;\r
+  }bitc;\r
+ }BTRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTID0 :1;\r
+    IO_WORD _INTID1 :1;\r
+    IO_WORD _INTID2 :1;\r
+    IO_WORD _INTID3 :1;\r
+    IO_WORD _INTID4 :1;\r
+    IO_WORD _INTID5 :1;\r
+    IO_WORD _INTID6 :1;\r
+    IO_WORD _INTID7 :1;\r
+    IO_WORD _INTID8 :1;\r
+    IO_WORD _INTID9 :1;\r
+    IO_WORD _INTID10 :1;\r
+    IO_WORD _INTID11 :1;\r
+    IO_WORD _INTID12 :1;\r
+    IO_WORD _INTID13 :1;\r
+    IO_WORD _INTID14 :1;\r
+    IO_WORD _INTID15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _INTID :16;\r
+  }bitc;\r
+ }INTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTID0 :1;\r
+    IO_BYTE _INTID1 :1;\r
+    IO_BYTE _INTID2 :1;\r
+    IO_BYTE _INTID3 :1;\r
+    IO_BYTE _INTID4 :1;\r
+    IO_BYTE _INTID5 :1;\r
+    IO_BYTE _INTID6 :1;\r
+    IO_BYTE _INTID7 :1;\r
+  }bit;\r
+ }INTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTID8 :1;\r
+    IO_BYTE _INTID9 :1;\r
+    IO_BYTE _INTID10 :1;\r
+    IO_BYTE _INTID11 :1;\r
+    IO_BYTE _INTID12 :1;\r
+    IO_BYTE _INTID13 :1;\r
+    IO_BYTE _INTID14 :1;\r
+    IO_BYTE _INTID15 :1;\r
+  }bit;\r
+ }INTRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BASIC :1;\r
+    IO_WORD _SILENT :1;\r
+    IO_WORD _LBACK :1;\r
+    IO_WORD _TX0 :1;\r
+    IO_WORD _TX1 :1;\r
+    IO_WORD _RX :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }TESTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BASIC :1;\r
+    IO_BYTE _SILENT :1;\r
+    IO_BYTE _LBACK :1;\r
+    IO_BYTE _TX0 :1;\r
+    IO_BYTE _TX1 :1;\r
+    IO_BYTE _RX :1;\r
+  }bit;\r
+ }TESTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }TESTRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BRPE0 :1;\r
+    IO_WORD _BRPE1 :1;\r
+    IO_WORD _BRPE2 :1;\r
+    IO_WORD _BRPE3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BRPE :4;\r
+  }bitc;\r
+ }BRPER0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BRPE0 :1;\r
+    IO_BYTE _BRPE1 :1;\r
+    IO_BYTE _BRPE2 :1;\r
+    IO_BYTE _BRPE3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _BRPE :4;\r
+  }bitc;\r
+ }BRPERL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }BRPERH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGN0 :1;\r
+    IO_WORD _MSGN1 :1;\r
+    IO_WORD _MSGN2 :1;\r
+    IO_WORD _MSGN3 :1;\r
+    IO_WORD _MSGN4 :1;\r
+    IO_WORD _MSGN5 :1;\r
+    IO_WORD _MSGN6 :1;\r
+    IO_WORD _MSGN7 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+ }IF1CREQ0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGN0 :1;\r
+    IO_BYTE _MSGN1 :1;\r
+    IO_BYTE _MSGN2 :1;\r
+    IO_BYTE _MSGN3 :1;\r
+    IO_BYTE _MSGN4 :1;\r
+    IO_BYTE _MSGN5 :1;\r
+    IO_BYTE _MSGN6 :1;\r
+    IO_BYTE _MSGN7 :1;\r
+  }bit;\r
+ }IF1CREQL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+ }IF1CREQH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DATAB :1;\r
+    IO_WORD _DATAA :1;\r
+    IO_WORD _TXREQ :1;\r
+    IO_WORD _CIP :1;\r
+    IO_WORD _CONTROL :1;\r
+    IO_WORD _ARB :1;\r
+    IO_WORD _MASK :1;\r
+    IO_WORD _WRRD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1CMSK0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DATAB :1;\r
+    IO_BYTE _DATAA :1;\r
+    IO_BYTE _TXREQ :1;\r
+    IO_BYTE _CIP :1;\r
+    IO_BYTE _CONTROL :1;\r
+    IO_BYTE _ARB :1;\r
+    IO_BYTE _MASK :1;\r
+    IO_BYTE _WRRD :1;\r
+  }bit;\r
+ }IF1CMSKL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1CMSKH0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSK0 :1;\r
+    IO_LWORD _MSK1 :1;\r
+    IO_LWORD _MSK2 :1;\r
+    IO_LWORD _MSK3 :1;\r
+    IO_LWORD _MSK4 :1;\r
+    IO_LWORD _MSK5 :1;\r
+    IO_LWORD _MSK6 :1;\r
+    IO_LWORD _MSK7 :1;\r
+    IO_LWORD _MSK8 :1;\r
+    IO_LWORD _MSK9 :1;\r
+    IO_LWORD _MSK10 :1;\r
+    IO_LWORD _MSK11 :1;\r
+    IO_LWORD _MSK12 :1;\r
+    IO_LWORD _MSK13 :1;\r
+    IO_LWORD _MSK14 :1;\r
+    IO_LWORD _MSK15 :1;\r
+    IO_LWORD _MSK16 :1;\r
+    IO_LWORD _MSK17 :1;\r
+    IO_LWORD _MSK18 :1;\r
+    IO_LWORD _MSK19 :1;\r
+    IO_LWORD _MSK20 :1;\r
+    IO_LWORD _MSK21 :1;\r
+    IO_LWORD _MSK22 :1;\r
+    IO_LWORD _MSK23 :1;\r
+    IO_LWORD _MSK24 :1;\r
+    IO_LWORD _MSK25 :1;\r
+    IO_LWORD _MSK26 :1;\r
+    IO_LWORD _MSK27 :1;\r
+    IO_LWORD _MSK28 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD _MDIR :1;\r
+    IO_LWORD _MXTD :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSK :29;\r
+  }bitc;\r
+ }IF1MSK0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK0 :1;\r
+    IO_WORD _MSK1 :1;\r
+    IO_WORD _MSK2 :1;\r
+    IO_WORD _MSK3 :1;\r
+    IO_WORD _MSK4 :1;\r
+    IO_WORD _MSK5 :1;\r
+    IO_WORD _MSK6 :1;\r
+    IO_WORD _MSK7 :1;\r
+    IO_WORD _MSK8 :1;\r
+    IO_WORD _MSK9 :1;\r
+    IO_WORD _MSK10 :1;\r
+    IO_WORD _MSK11 :1;\r
+    IO_WORD _MSK12 :1;\r
+    IO_WORD _MSK13 :1;\r
+    IO_WORD _MSK14 :1;\r
+    IO_WORD _MSK15 :1;\r
+  }bit;\r
+ }IF1MSK10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK0 :1;\r
+    IO_BYTE _MSK1 :1;\r
+    IO_BYTE _MSK2 :1;\r
+    IO_BYTE _MSK3 :1;\r
+    IO_BYTE _MSK4 :1;\r
+    IO_BYTE _MSK5 :1;\r
+    IO_BYTE _MSK6 :1;\r
+    IO_BYTE _MSK7 :1;\r
+  }bit;\r
+ }IF1MSK1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK8 :1;\r
+    IO_BYTE _MSK9 :1;\r
+    IO_BYTE _MSK10 :1;\r
+    IO_BYTE _MSK11 :1;\r
+    IO_BYTE _MSK12 :1;\r
+    IO_BYTE _MSK13 :1;\r
+    IO_BYTE _MSK14 :1;\r
+    IO_BYTE _MSK15 :1;\r
+  }bit;\r
+ }IF1MSK1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK16 :1;\r
+    IO_WORD _MSK17 :1;\r
+    IO_WORD _MSK18 :1;\r
+    IO_WORD _MSK19 :1;\r
+    IO_WORD _MSK20 :1;\r
+    IO_WORD _MSK21 :1;\r
+    IO_WORD _MSK22 :1;\r
+    IO_WORD _MSK23 :1;\r
+    IO_WORD _MSK24 :1;\r
+    IO_WORD _MSK25 :1;\r
+    IO_WORD _MSK26 :1;\r
+    IO_WORD _MSK27 :1;\r
+    IO_WORD _MSK28 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MDIR :1;\r
+    IO_WORD _MXTD :1;\r
+  }bit;\r
+ }IF1MSK20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK16 :1;\r
+    IO_BYTE _MSK17 :1;\r
+    IO_BYTE _MSK18 :1;\r
+    IO_BYTE _MSK19 :1;\r
+    IO_BYTE _MSK20 :1;\r
+    IO_BYTE _MSK21 :1;\r
+    IO_BYTE _MSK22 :1;\r
+    IO_BYTE _MSK23 :1;\r
+  }bit;\r
+ }IF1MSK2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK24 :1;\r
+    IO_BYTE _MSK25 :1;\r
+    IO_BYTE _MSK26 :1;\r
+    IO_BYTE _MSK27 :1;\r
+    IO_BYTE _MSK28 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MDIR :1;\r
+    IO_BYTE _MXTD :1;\r
+  }bit;\r
+ }IF1MSK2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _ID0 :1;\r
+    IO_LWORD _ID1 :1;\r
+    IO_LWORD _ID2 :1;\r
+    IO_LWORD _ID3 :1;\r
+    IO_LWORD _ID4 :1;\r
+    IO_LWORD _ID5 :1;\r
+    IO_LWORD _ID6 :1;\r
+    IO_LWORD _ID7 :1;\r
+    IO_LWORD _ID8 :1;\r
+    IO_LWORD _ID9 :1;\r
+    IO_LWORD _ID10 :1;\r
+    IO_LWORD _ID11 :1;\r
+    IO_LWORD _ID12 :1;\r
+    IO_LWORD _ID13 :1;\r
+    IO_LWORD _ID14 :1;\r
+    IO_LWORD _ID15 :1;\r
+    IO_LWORD _ID16 :1;\r
+    IO_LWORD _ID17 :1;\r
+    IO_LWORD _ID18 :1;\r
+    IO_LWORD _ID19 :1;\r
+    IO_LWORD _ID20 :1;\r
+    IO_LWORD _ID21 :1;\r
+    IO_LWORD _ID22 :1;\r
+    IO_LWORD _ID23 :1;\r
+    IO_LWORD _ID24 :1;\r
+    IO_LWORD _ID25 :1;\r
+    IO_LWORD _ID26 :1;\r
+    IO_LWORD _ID27 :1;\r
+    IO_LWORD _ID28 :1;\r
+    IO_LWORD _DIR :1;\r
+    IO_LWORD _XTD :1;\r
+    IO_LWORD _MSGVAL :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _ID :29;\r
+  }bitc;\r
+ }IF1ARB0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID0 :1;\r
+    IO_WORD _ID1 :1;\r
+    IO_WORD _ID2 :1;\r
+    IO_WORD _ID3 :1;\r
+    IO_WORD _ID4 :1;\r
+    IO_WORD _ID5 :1;\r
+    IO_WORD _ID6 :1;\r
+    IO_WORD _ID7 :1;\r
+    IO_WORD _ID8 :1;\r
+    IO_WORD _ID9 :1;\r
+    IO_WORD _ID10 :1;\r
+    IO_WORD _ID11 :1;\r
+    IO_WORD _ID12 :1;\r
+    IO_WORD _ID13 :1;\r
+    IO_WORD _ID14 :1;\r
+    IO_WORD _ID15 :1;\r
+  }bit;\r
+ }IF1ARB10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID0 :1;\r
+    IO_BYTE _ID1 :1;\r
+    IO_BYTE _ID2 :1;\r
+    IO_BYTE _ID3 :1;\r
+    IO_BYTE _ID4 :1;\r
+    IO_BYTE _ID5 :1;\r
+    IO_BYTE _ID6 :1;\r
+    IO_BYTE _ID7 :1;\r
+  }bit;\r
+ }IF1ARB1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID8 :1;\r
+    IO_BYTE _ID9 :1;\r
+    IO_BYTE _ID10 :1;\r
+    IO_BYTE _ID11 :1;\r
+    IO_BYTE _ID12 :1;\r
+    IO_BYTE _ID13 :1;\r
+    IO_BYTE _ID14 :1;\r
+    IO_BYTE _ID15 :1;\r
+  }bit;\r
+ }IF1ARB1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID16 :1;\r
+    IO_WORD _ID17 :1;\r
+    IO_WORD _ID18 :1;\r
+    IO_WORD _ID19 :1;\r
+    IO_WORD _ID20 :1;\r
+    IO_WORD _ID21 :1;\r
+    IO_WORD _ID22 :1;\r
+    IO_WORD _ID23 :1;\r
+    IO_WORD _ID24 :1;\r
+    IO_WORD _ID25 :1;\r
+    IO_WORD _ID26 :1;\r
+    IO_WORD _ID27 :1;\r
+    IO_WORD _ID28 :1;\r
+    IO_WORD _DIR :1;\r
+    IO_WORD _XTD :1;\r
+    IO_WORD _MSGVAL :1;\r
+  }bit;\r
+ }IF1ARB20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID16 :1;\r
+    IO_BYTE _ID17 :1;\r
+    IO_BYTE _ID18 :1;\r
+    IO_BYTE _ID19 :1;\r
+    IO_BYTE _ID20 :1;\r
+    IO_BYTE _ID21 :1;\r
+    IO_BYTE _ID22 :1;\r
+    IO_BYTE _ID23 :1;\r
+  }bit;\r
+ }IF1ARB2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID24 :1;\r
+    IO_BYTE _ID25 :1;\r
+    IO_BYTE _ID26 :1;\r
+    IO_BYTE _ID27 :1;\r
+    IO_BYTE _ID28 :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _XTD :1;\r
+    IO_BYTE _MSGVAL :1;\r
+  }bit;\r
+ }IF1ARB2H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DLC0 :1;\r
+    IO_WORD _DLC1 :1;\r
+    IO_WORD _DLC2 :1;\r
+    IO_WORD _DLC3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _EOB :1;\r
+    IO_WORD _TXRQST :1;\r
+    IO_WORD _RMTEN :1;\r
+    IO_WORD _RXIE :1;\r
+    IO_WORD _TXIE :1;\r
+    IO_WORD _UMASK :1;\r
+    IO_WORD _INTPND :1;\r
+    IO_WORD _MSGLST :1;\r
+    IO_WORD _NEWDAT :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _DLC :4;\r
+  }bitc;\r
+ }IF1MCTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DLC0 :1;\r
+    IO_BYTE _DLC1 :1;\r
+    IO_BYTE _DLC2 :1;\r
+    IO_BYTE _DLC3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EOB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DLC :4;\r
+  }bitc;\r
+ }IF1MCTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST :1;\r
+    IO_BYTE _RMTEN :1;\r
+    IO_BYTE _RXIE :1;\r
+    IO_BYTE _TXIE :1;\r
+    IO_BYTE _UMASK :1;\r
+    IO_BYTE _INTPND :1;\r
+    IO_BYTE _MSGLST :1;\r
+    IO_BYTE _NEWDAT :1;\r
+  }bit;\r
+ }IF1MCTRH0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF1DTA0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTA10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTA20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF1DTB0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTB10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTB20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB2H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGN0 :1;\r
+    IO_WORD _MSGN1 :1;\r
+    IO_WORD _MSGN2 :1;\r
+    IO_WORD _MSGN3 :1;\r
+    IO_WORD _MSGN4 :1;\r
+    IO_WORD _MSGN5 :1;\r
+    IO_WORD _MSGN6 :1;\r
+    IO_WORD _MSGN7 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+ }IF2CREQ0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGN0 :1;\r
+    IO_BYTE _MSGN1 :1;\r
+    IO_BYTE _MSGN2 :1;\r
+    IO_BYTE _MSGN3 :1;\r
+    IO_BYTE _MSGN4 :1;\r
+    IO_BYTE _MSGN5 :1;\r
+    IO_BYTE _MSGN6 :1;\r
+    IO_BYTE _MSGN7 :1;\r
+  }bit;\r
+ }IF2CREQL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+ }IF2CREQH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DATAB :1;\r
+    IO_WORD _DATAA :1;\r
+    IO_WORD _TXREQ :1;\r
+    IO_WORD _CIP :1;\r
+    IO_WORD _CONTROL :1;\r
+    IO_WORD _ARB :1;\r
+    IO_WORD _MASK :1;\r
+    IO_WORD _WRRD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2CMSK0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DATAB :1;\r
+    IO_BYTE _DATAA :1;\r
+    IO_BYTE _TXREQ :1;\r
+    IO_BYTE _CIP :1;\r
+    IO_BYTE _CONTROL :1;\r
+    IO_BYTE _ARB :1;\r
+    IO_BYTE _MASK :1;\r
+    IO_BYTE _WRRD :1;\r
+  }bit;\r
+ }IF2CMSKL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2CMSKH0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSK0 :1;\r
+    IO_LWORD _MSK1 :1;\r
+    IO_LWORD _MSK2 :1;\r
+    IO_LWORD _MSK3 :1;\r
+    IO_LWORD _MSK4 :1;\r
+    IO_LWORD _MSK5 :1;\r
+    IO_LWORD _MSK6 :1;\r
+    IO_LWORD _MSK7 :1;\r
+    IO_LWORD _MSK8 :1;\r
+    IO_LWORD _MSK9 :1;\r
+    IO_LWORD _MSK10 :1;\r
+    IO_LWORD _MSK11 :1;\r
+    IO_LWORD _MSK12 :1;\r
+    IO_LWORD _MSK13 :1;\r
+    IO_LWORD _MSK14 :1;\r
+    IO_LWORD _MSK15 :1;\r
+    IO_LWORD _MSK16 :1;\r
+    IO_LWORD _MSK17 :1;\r
+    IO_LWORD _MSK18 :1;\r
+    IO_LWORD _MSK19 :1;\r
+    IO_LWORD _MSK20 :1;\r
+    IO_LWORD _MSK21 :1;\r
+    IO_LWORD _MSK22 :1;\r
+    IO_LWORD _MSK23 :1;\r
+    IO_LWORD _MSK24 :1;\r
+    IO_LWORD _MSK25 :1;\r
+    IO_LWORD _MSK26 :1;\r
+    IO_LWORD _MSK27 :1;\r
+    IO_LWORD _MSK28 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD _MDIR :1;\r
+    IO_LWORD _MXTD :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSK :29;\r
+  }bitc;\r
+ }IF2MSK0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK0 :1;\r
+    IO_WORD _MSK1 :1;\r
+    IO_WORD _MSK2 :1;\r
+    IO_WORD _MSK3 :1;\r
+    IO_WORD _MSK4 :1;\r
+    IO_WORD _MSK5 :1;\r
+    IO_WORD _MSK6 :1;\r
+    IO_WORD _MSK7 :1;\r
+    IO_WORD _MSK8 :1;\r
+    IO_WORD _MSK9 :1;\r
+    IO_WORD _MSK10 :1;\r
+    IO_WORD _MSK11 :1;\r
+    IO_WORD _MSK12 :1;\r
+    IO_WORD _MSK13 :1;\r
+    IO_WORD _MSK14 :1;\r
+    IO_WORD _MSK15 :1;\r
+  }bit;\r
+ }IF2MSK10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK0 :1;\r
+    IO_BYTE _MSK1 :1;\r
+    IO_BYTE _MSK2 :1;\r
+    IO_BYTE _MSK3 :1;\r
+    IO_BYTE _MSK4 :1;\r
+    IO_BYTE _MSK5 :1;\r
+    IO_BYTE _MSK6 :1;\r
+    IO_BYTE _MSK7 :1;\r
+  }bit;\r
+ }IF2MSK1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK8 :1;\r
+    IO_BYTE _MSK9 :1;\r
+    IO_BYTE _MSK10 :1;\r
+    IO_BYTE _MSK11 :1;\r
+    IO_BYTE _MSK12 :1;\r
+    IO_BYTE _MSK13 :1;\r
+    IO_BYTE _MSK14 :1;\r
+    IO_BYTE _MSK15 :1;\r
+  }bit;\r
+ }IF2MSK1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK16 :1;\r
+    IO_WORD _MSK17 :1;\r
+    IO_WORD _MSK18 :1;\r
+    IO_WORD _MSK19 :1;\r
+    IO_WORD _MSK20 :1;\r
+    IO_WORD _MSK21 :1;\r
+    IO_WORD _MSK22 :1;\r
+    IO_WORD _MSK23 :1;\r
+    IO_WORD _MSK24 :1;\r
+    IO_WORD _MSK25 :1;\r
+    IO_WORD _MSK26 :1;\r
+    IO_WORD _MSK27 :1;\r
+    IO_WORD _MSK28 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MDIR :1;\r
+    IO_WORD _MXTD :1;\r
+  }bit;\r
+ }IF2MSK20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK16 :1;\r
+    IO_BYTE _MSK17 :1;\r
+    IO_BYTE _MSK18 :1;\r
+    IO_BYTE _MSK19 :1;\r
+    IO_BYTE _MSK20 :1;\r
+    IO_BYTE _MSK21 :1;\r
+    IO_BYTE _MSK22 :1;\r
+    IO_BYTE _MSK23 :1;\r
+  }bit;\r
+ }IF2MSK2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK24 :1;\r
+    IO_BYTE _MSK25 :1;\r
+    IO_BYTE _MSK26 :1;\r
+    IO_BYTE _MSK27 :1;\r
+    IO_BYTE _MSK28 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MDIR :1;\r
+    IO_BYTE _MXTD :1;\r
+  }bit;\r
+ }IF2MSK2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _ID0 :1;\r
+    IO_LWORD _ID1 :1;\r
+    IO_LWORD _ID2 :1;\r
+    IO_LWORD _ID3 :1;\r
+    IO_LWORD _ID4 :1;\r
+    IO_LWORD _ID5 :1;\r
+    IO_LWORD _ID6 :1;\r
+    IO_LWORD _ID7 :1;\r
+    IO_LWORD _ID8 :1;\r
+    IO_LWORD _ID9 :1;\r
+    IO_LWORD _ID10 :1;\r
+    IO_LWORD _ID11 :1;\r
+    IO_LWORD _ID12 :1;\r
+    IO_LWORD _ID13 :1;\r
+    IO_LWORD _ID14 :1;\r
+    IO_LWORD _ID15 :1;\r
+    IO_LWORD _ID16 :1;\r
+    IO_LWORD _ID17 :1;\r
+    IO_LWORD _ID18 :1;\r
+    IO_LWORD _ID19 :1;\r
+    IO_LWORD _ID20 :1;\r
+    IO_LWORD _ID21 :1;\r
+    IO_LWORD _ID22 :1;\r
+    IO_LWORD _ID23 :1;\r
+    IO_LWORD _ID24 :1;\r
+    IO_LWORD _ID25 :1;\r
+    IO_LWORD _ID26 :1;\r
+    IO_LWORD _ID27 :1;\r
+    IO_LWORD _ID28 :1;\r
+    IO_LWORD _DIR :1;\r
+    IO_LWORD _XTD :1;\r
+    IO_LWORD _MSGVAL :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _ID :29;\r
+  }bitc;\r
+ }IF2ARB0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID0 :1;\r
+    IO_WORD _ID1 :1;\r
+    IO_WORD _ID2 :1;\r
+    IO_WORD _ID3 :1;\r
+    IO_WORD _ID4 :1;\r
+    IO_WORD _ID5 :1;\r
+    IO_WORD _ID6 :1;\r
+    IO_WORD _ID7 :1;\r
+    IO_WORD _ID8 :1;\r
+    IO_WORD _ID9 :1;\r
+    IO_WORD _ID10 :1;\r
+    IO_WORD _ID11 :1;\r
+    IO_WORD _ID12 :1;\r
+    IO_WORD _ID13 :1;\r
+    IO_WORD _ID14 :1;\r
+    IO_WORD _ID15 :1;\r
+  }bit;\r
+ }IF2ARB10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID0 :1;\r
+    IO_BYTE _ID1 :1;\r
+    IO_BYTE _ID2 :1;\r
+    IO_BYTE _ID3 :1;\r
+    IO_BYTE _ID4 :1;\r
+    IO_BYTE _ID5 :1;\r
+    IO_BYTE _ID6 :1;\r
+    IO_BYTE _ID7 :1;\r
+  }bit;\r
+ }IF2ARB1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID8 :1;\r
+    IO_BYTE _ID9 :1;\r
+    IO_BYTE _ID10 :1;\r
+    IO_BYTE _ID11 :1;\r
+    IO_BYTE _ID12 :1;\r
+    IO_BYTE _ID13 :1;\r
+    IO_BYTE _ID14 :1;\r
+    IO_BYTE _ID15 :1;\r
+  }bit;\r
+ }IF2ARB1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID16 :1;\r
+    IO_WORD _ID17 :1;\r
+    IO_WORD _ID18 :1;\r
+    IO_WORD _ID19 :1;\r
+    IO_WORD _ID20 :1;\r
+    IO_WORD _ID21 :1;\r
+    IO_WORD _ID22 :1;\r
+    IO_WORD _ID23 :1;\r
+    IO_WORD _ID24 :1;\r
+    IO_WORD _ID25 :1;\r
+    IO_WORD _ID26 :1;\r
+    IO_WORD _ID27 :1;\r
+    IO_WORD _ID28 :1;\r
+    IO_WORD _DIR :1;\r
+    IO_WORD _XTD :1;\r
+    IO_WORD _MSGVAL :1;\r
+  }bit;\r
+ }IF2ARB20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID16 :1;\r
+    IO_BYTE _ID17 :1;\r
+    IO_BYTE _ID18 :1;\r
+    IO_BYTE _ID19 :1;\r
+    IO_BYTE _ID20 :1;\r
+    IO_BYTE _ID21 :1;\r
+    IO_BYTE _ID22 :1;\r
+    IO_BYTE _ID23 :1;\r
+  }bit;\r
+ }IF2ARB2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID24 :1;\r
+    IO_BYTE _ID25 :1;\r
+    IO_BYTE _ID26 :1;\r
+    IO_BYTE _ID27 :1;\r
+    IO_BYTE _ID28 :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _XTD :1;\r
+    IO_BYTE _MSGVAL :1;\r
+  }bit;\r
+ }IF2ARB2H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DLC0 :1;\r
+    IO_WORD _DLC1 :1;\r
+    IO_WORD _DLC2 :1;\r
+    IO_WORD _DLC3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _EOB :1;\r
+    IO_WORD _TXRQST :1;\r
+    IO_WORD _RMTEN :1;\r
+    IO_WORD _RXIE :1;\r
+    IO_WORD _TXIE :1;\r
+    IO_WORD _UMASK :1;\r
+    IO_WORD _INTPND :1;\r
+    IO_WORD _MSGLST :1;\r
+    IO_WORD _NEWDAT :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _DLC :4;\r
+  }bitc;\r
+ }IF2MCTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DLC0 :1;\r
+    IO_BYTE _DLC1 :1;\r
+    IO_BYTE _DLC2 :1;\r
+    IO_BYTE _DLC3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EOB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DLC :4;\r
+  }bitc;\r
+ }IF2MCTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST :1;\r
+    IO_BYTE _RMTEN :1;\r
+    IO_BYTE _RXIE :1;\r
+    IO_BYTE _TXIE :1;\r
+    IO_BYTE _UMASK :1;\r
+    IO_BYTE _INTPND :1;\r
+    IO_BYTE _MSGLST :1;\r
+    IO_BYTE _NEWDAT :1;\r
+  }bit;\r
+ }IF2MCTRH0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF2DTA0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTA10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTA20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF2DTB0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTB10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTB20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _TXRQST1 :1;\r
+    IO_LWORD _TXRQST2 :1;\r
+    IO_LWORD _TXRQST3 :1;\r
+    IO_LWORD _TXRQST4 :1;\r
+    IO_LWORD _TXRQST5 :1;\r
+    IO_LWORD _TXRQST6 :1;\r
+    IO_LWORD _TXRQST7 :1;\r
+    IO_LWORD _TXRQST8 :1;\r
+    IO_LWORD _TXRQST9 :1;\r
+    IO_LWORD _TXRQST10 :1;\r
+    IO_LWORD _TXRQST11 :1;\r
+    IO_LWORD _TXRQST12 :1;\r
+    IO_LWORD _TXRQST13 :1;\r
+    IO_LWORD _TXRQST14 :1;\r
+    IO_LWORD _TXRQST15 :1;\r
+    IO_LWORD _TXRQST16 :1;\r
+    IO_LWORD _TXRQST17 :1;\r
+    IO_LWORD _TXRQST18 :1;\r
+    IO_LWORD _TXRQST19 :1;\r
+    IO_LWORD _TXRQST20 :1;\r
+    IO_LWORD _TXRQST21 :1;\r
+    IO_LWORD _TXRQST22 :1;\r
+    IO_LWORD _TXRQST23 :1;\r
+    IO_LWORD _TXRQST24 :1;\r
+    IO_LWORD _TXRQST25 :1;\r
+    IO_LWORD _TXRQST26 :1;\r
+    IO_LWORD _TXRQST27 :1;\r
+    IO_LWORD _TXRQST28 :1;\r
+    IO_LWORD _TXRQST29 :1;\r
+    IO_LWORD _TXRQST30 :1;\r
+    IO_LWORD _TXRQST31 :1;\r
+    IO_LWORD _TXRQST32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _TXRQST :32;\r
+  }bitc;\r
+ }TREQR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TXRQST1 :1;\r
+    IO_WORD _TXRQST2 :1;\r
+    IO_WORD _TXRQST3 :1;\r
+    IO_WORD _TXRQST4 :1;\r
+    IO_WORD _TXRQST5 :1;\r
+    IO_WORD _TXRQST6 :1;\r
+    IO_WORD _TXRQST7 :1;\r
+    IO_WORD _TXRQST8 :1;\r
+    IO_WORD _TXRQST9 :1;\r
+    IO_WORD _TXRQST10 :1;\r
+    IO_WORD _TXRQST11 :1;\r
+    IO_WORD _TXRQST12 :1;\r
+    IO_WORD _TXRQST13 :1;\r
+    IO_WORD _TXRQST14 :1;\r
+    IO_WORD _TXRQST15 :1;\r
+    IO_WORD _TXRQST16 :1;\r
+  }bit;\r
+ }TREQR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST1 :1;\r
+    IO_BYTE _TXRQST2 :1;\r
+    IO_BYTE _TXRQST3 :1;\r
+    IO_BYTE _TXRQST4 :1;\r
+    IO_BYTE _TXRQST5 :1;\r
+    IO_BYTE _TXRQST6 :1;\r
+    IO_BYTE _TXRQST7 :1;\r
+    IO_BYTE _TXRQST8 :1;\r
+  }bit;\r
+ }TREQR1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST9 :1;\r
+    IO_BYTE _TXRQST10 :1;\r
+    IO_BYTE _TXRQST11 :1;\r
+    IO_BYTE _TXRQST12 :1;\r
+    IO_BYTE _TXRQST13 :1;\r
+    IO_BYTE _TXRQST14 :1;\r
+    IO_BYTE _TXRQST15 :1;\r
+    IO_BYTE _TXRQST16 :1;\r
+  }bit;\r
+ }TREQR1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TXRQST17 :1;\r
+    IO_WORD _TXRQST18 :1;\r
+    IO_WORD _TXRQST19 :1;\r
+    IO_WORD _TXRQST20 :1;\r
+    IO_WORD _TXRQST21 :1;\r
+    IO_WORD _TXRQST22 :1;\r
+    IO_WORD _TXRQST23 :1;\r
+    IO_WORD _TXRQST24 :1;\r
+    IO_WORD _TXRQST25 :1;\r
+    IO_WORD _TXRQST26 :1;\r
+    IO_WORD _TXRQST27 :1;\r
+    IO_WORD _TXRQST28 :1;\r
+    IO_WORD _TXRQST29 :1;\r
+    IO_WORD _TXRQST30 :1;\r
+    IO_WORD _TXRQST31 :1;\r
+    IO_WORD _TXRQST32 :1;\r
+  }bit;\r
+ }TREQR20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST17 :1;\r
+    IO_BYTE _TXRQST18 :1;\r
+    IO_BYTE _TXRQST19 :1;\r
+    IO_BYTE _TXRQST20 :1;\r
+    IO_BYTE _TXRQST21 :1;\r
+    IO_BYTE _TXRQST22 :1;\r
+    IO_BYTE _TXRQST23 :1;\r
+    IO_BYTE _TXRQST24 :1;\r
+  }bit;\r
+ }TREQR2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST25 :1;\r
+    IO_BYTE _TXRQST26 :1;\r
+    IO_BYTE _TXRQST27 :1;\r
+    IO_BYTE _TXRQST28 :1;\r
+    IO_BYTE _TXRQST29 :1;\r
+    IO_BYTE _TXRQST30 :1;\r
+    IO_BYTE _TXRQST31 :1;\r
+    IO_BYTE _TXRQST32 :1;\r
+  }bit;\r
+ }TREQR2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _NEWDAT1 :1;\r
+    IO_LWORD _NEWDAT2 :1;\r
+    IO_LWORD _NEWDAT3 :1;\r
+    IO_LWORD _NEWDAT4 :1;\r
+    IO_LWORD _NEWDAT5 :1;\r
+    IO_LWORD _NEWDAT6 :1;\r
+    IO_LWORD _NEWDAT7 :1;\r
+    IO_LWORD _NEWDAT8 :1;\r
+    IO_LWORD _NEWDAT9 :1;\r
+    IO_LWORD _NEWDAT10 :1;\r
+    IO_LWORD _NEWDAT11 :1;\r
+    IO_LWORD _NEWDAT12 :1;\r
+    IO_LWORD _NEWDAT13 :1;\r
+    IO_LWORD _NEWDAT14 :1;\r
+    IO_LWORD _NEWDAT15 :1;\r
+    IO_LWORD _NEWDAT16 :1;\r
+    IO_LWORD _NEWDAT17 :1;\r
+    IO_LWORD _NEWDAT18 :1;\r
+    IO_LWORD _NEWDAT19 :1;\r
+    IO_LWORD _NEWDAT20 :1;\r
+    IO_LWORD _NEWDAT21 :1;\r
+    IO_LWORD _NEWDAT22 :1;\r
+    IO_LWORD _NEWDAT23 :1;\r
+    IO_LWORD _NEWDAT24 :1;\r
+    IO_LWORD _NEWDAT25 :1;\r
+    IO_LWORD _NEWDAT26 :1;\r
+    IO_LWORD _NEWDAT27 :1;\r
+    IO_LWORD _NEWDAT28 :1;\r
+    IO_LWORD _NEWDAT29 :1;\r
+    IO_LWORD _NEWDAT30 :1;\r
+    IO_LWORD _NEWDAT31 :1;\r
+    IO_LWORD _NEWDAT32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _NEWDAT :32;\r
+  }bitc;\r
+ }NEWDT0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _NEWDAT1 :1;\r
+    IO_WORD _NEWDAT2 :1;\r
+    IO_WORD _NEWDAT3 :1;\r
+    IO_WORD _NEWDAT4 :1;\r
+    IO_WORD _NEWDAT5 :1;\r
+    IO_WORD _NEWDAT6 :1;\r
+    IO_WORD _NEWDAT7 :1;\r
+    IO_WORD _NEWDAT8 :1;\r
+    IO_WORD _NEWDAT9 :1;\r
+    IO_WORD _NEWDAT10 :1;\r
+    IO_WORD _NEWDAT11 :1;\r
+    IO_WORD _NEWDAT12 :1;\r
+    IO_WORD _NEWDAT13 :1;\r
+    IO_WORD _NEWDAT14 :1;\r
+    IO_WORD _NEWDAT15 :1;\r
+    IO_WORD _NEWDAT16 :1;\r
+  }bit;\r
+ }NEWDT10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT1 :1;\r
+    IO_BYTE _NEWDAT2 :1;\r
+    IO_BYTE _NEWDAT3 :1;\r
+    IO_BYTE _NEWDAT4 :1;\r
+    IO_BYTE _NEWDAT5 :1;\r
+    IO_BYTE _NEWDAT6 :1;\r
+    IO_BYTE _NEWDAT7 :1;\r
+    IO_BYTE _NEWDAT8 :1;\r
+  }bit;\r
+ }NEWDT1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT9 :1;\r
+    IO_BYTE _NEWDAT10 :1;\r
+    IO_BYTE _NEWDAT11 :1;\r
+    IO_BYTE _NEWDAT12 :1;\r
+    IO_BYTE _NEWDAT13 :1;\r
+    IO_BYTE _NEWDAT14 :1;\r
+    IO_BYTE _NEWDAT15 :1;\r
+    IO_BYTE _NEWDAT16 :1;\r
+  }bit;\r
+ }NEWDT1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _NEWDAT17 :1;\r
+    IO_WORD _NEWDAT18 :1;\r
+    IO_WORD _NEWDAT19 :1;\r
+    IO_WORD _NEWDAT20 :1;\r
+    IO_WORD _NEWDAT21 :1;\r
+    IO_WORD _NEWDAT22 :1;\r
+    IO_WORD _NEWDAT23 :1;\r
+    IO_WORD _NEWDAT24 :1;\r
+    IO_WORD _NEWDAT25 :1;\r
+    IO_WORD _NEWDAT26 :1;\r
+    IO_WORD _NEWDAT27 :1;\r
+    IO_WORD _NEWDAT28 :1;\r
+    IO_WORD _NEWDAT29 :1;\r
+    IO_WORD _NEWDAT30 :1;\r
+    IO_WORD _NEWDAT31 :1;\r
+    IO_WORD _NEWDAT32 :1;\r
+  }bit;\r
+ }NEWDT20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT17 :1;\r
+    IO_BYTE _NEWDAT18 :1;\r
+    IO_BYTE _NEWDAT19 :1;\r
+    IO_BYTE _NEWDAT20 :1;\r
+    IO_BYTE _NEWDAT21 :1;\r
+    IO_BYTE _NEWDAT22 :1;\r
+    IO_BYTE _NEWDAT23 :1;\r
+    IO_BYTE _NEWDAT24 :1;\r
+  }bit;\r
+ }NEWDT2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT25 :1;\r
+    IO_BYTE _NEWDAT26 :1;\r
+    IO_BYTE _NEWDAT27 :1;\r
+    IO_BYTE _NEWDAT28 :1;\r
+    IO_BYTE _NEWDAT29 :1;\r
+    IO_BYTE _NEWDAT30 :1;\r
+    IO_BYTE _NEWDAT31 :1;\r
+    IO_BYTE _NEWDAT32 :1;\r
+  }bit;\r
+ }NEWDT2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _INTPND1 :1;\r
+    IO_LWORD _INTPND2 :1;\r
+    IO_LWORD _INTPND3 :1;\r
+    IO_LWORD _INTPND4 :1;\r
+    IO_LWORD _INTPND5 :1;\r
+    IO_LWORD _INTPND6 :1;\r
+    IO_LWORD _INTPND7 :1;\r
+    IO_LWORD _INTPND8 :1;\r
+    IO_LWORD _INTPND9 :1;\r
+    IO_LWORD _INTPND10 :1;\r
+    IO_LWORD _INTPND11 :1;\r
+    IO_LWORD _INTPND12 :1;\r
+    IO_LWORD _INTPND13 :1;\r
+    IO_LWORD _INTPND14 :1;\r
+    IO_LWORD _INTPND15 :1;\r
+    IO_LWORD _INTPND16 :1;\r
+    IO_LWORD _INTPND17 :1;\r
+    IO_LWORD _INTPND18 :1;\r
+    IO_LWORD _INTPND19 :1;\r
+    IO_LWORD _INTPND20 :1;\r
+    IO_LWORD _INTPND21 :1;\r
+    IO_LWORD _INTPND22 :1;\r
+    IO_LWORD _INTPND23 :1;\r
+    IO_LWORD _INTPND24 :1;\r
+    IO_LWORD _INTPND25 :1;\r
+    IO_LWORD _INTPND26 :1;\r
+    IO_LWORD _INTPND27 :1;\r
+    IO_LWORD _INTPND28 :1;\r
+    IO_LWORD _INTPND29 :1;\r
+    IO_LWORD _INTPND30 :1;\r
+    IO_LWORD _INTPND31 :1;\r
+    IO_LWORD _INTPND32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _INTPND :32;\r
+  }bitc;\r
+ }INTPND0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTPND1 :1;\r
+    IO_WORD _INTPND2 :1;\r
+    IO_WORD _INTPND3 :1;\r
+    IO_WORD _INTPND4 :1;\r
+    IO_WORD _INTPND5 :1;\r
+    IO_WORD _INTPND6 :1;\r
+    IO_WORD _INTPND7 :1;\r
+    IO_WORD _INTPND8 :1;\r
+    IO_WORD _INTPND9 :1;\r
+    IO_WORD _INTPND10 :1;\r
+    IO_WORD _INTPND11 :1;\r
+    IO_WORD _INTPND12 :1;\r
+    IO_WORD _INTPND13 :1;\r
+    IO_WORD _INTPND14 :1;\r
+    IO_WORD _INTPND15 :1;\r
+    IO_WORD _INTPND16 :1;\r
+  }bit;\r
+ }INTPND10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND1 :1;\r
+    IO_BYTE _INTPND2 :1;\r
+    IO_BYTE _INTPND3 :1;\r
+    IO_BYTE _INTPND4 :1;\r
+    IO_BYTE _INTPND5 :1;\r
+    IO_BYTE _INTPND6 :1;\r
+    IO_BYTE _INTPND7 :1;\r
+    IO_BYTE _INTPND8 :1;\r
+  }bit;\r
+ }INTPND1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND9 :1;\r
+    IO_BYTE _INTPND10 :1;\r
+    IO_BYTE _INTPND11 :1;\r
+    IO_BYTE _INTPND12 :1;\r
+    IO_BYTE _INTPND13 :1;\r
+    IO_BYTE _INTPND14 :1;\r
+    IO_BYTE _INTPND15 :1;\r
+    IO_BYTE _INTPND16 :1;\r
+  }bit;\r
+ }INTPND1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTPND17 :1;\r
+    IO_WORD _INTPND18 :1;\r
+    IO_WORD _INTPND19 :1;\r
+    IO_WORD _INTPND20 :1;\r
+    IO_WORD _INTPND21 :1;\r
+    IO_WORD _INTPND22 :1;\r
+    IO_WORD _INTPND23 :1;\r
+    IO_WORD _INTPND24 :1;\r
+    IO_WORD _INTPND25 :1;\r
+    IO_WORD _INTPND26 :1;\r
+    IO_WORD _INTPND27 :1;\r
+    IO_WORD _INTPND28 :1;\r
+    IO_WORD _INTPND29 :1;\r
+    IO_WORD _INTPND30 :1;\r
+    IO_WORD _INTPND31 :1;\r
+    IO_WORD _INTPND32 :1;\r
+  }bit;\r
+ }INTPND20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND17 :1;\r
+    IO_BYTE _INTPND18 :1;\r
+    IO_BYTE _INTPND19 :1;\r
+    IO_BYTE _INTPND20 :1;\r
+    IO_BYTE _INTPND21 :1;\r
+    IO_BYTE _INTPND22 :1;\r
+    IO_BYTE _INTPND23 :1;\r
+    IO_BYTE _INTPND24 :1;\r
+  }bit;\r
+ }INTPND2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND25 :1;\r
+    IO_BYTE _INTPND26 :1;\r
+    IO_BYTE _INTPND27 :1;\r
+    IO_BYTE _INTPND28 :1;\r
+    IO_BYTE _INTPND29 :1;\r
+    IO_BYTE _INTPND30 :1;\r
+    IO_BYTE _INTPND31 :1;\r
+    IO_BYTE _INTPND32 :1;\r
+  }bit;\r
+ }INTPND2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSGVAL1 :1;\r
+    IO_LWORD _MSGVAL2 :1;\r
+    IO_LWORD _MSGVAL3 :1;\r
+    IO_LWORD _MSGVAL4 :1;\r
+    IO_LWORD _MSGVAL5 :1;\r
+    IO_LWORD _MSGVAL6 :1;\r
+    IO_LWORD _MSGVAL7 :1;\r
+    IO_LWORD _MSGVAL8 :1;\r
+    IO_LWORD _MSGVAL9 :1;\r
+    IO_LWORD _MSGVAL10 :1;\r
+    IO_LWORD _MSGVAL11 :1;\r
+    IO_LWORD _MSGVAL12 :1;\r
+    IO_LWORD _MSGVAL13 :1;\r
+    IO_LWORD _MSGVAL14 :1;\r
+    IO_LWORD _MSGVAL15 :1;\r
+    IO_LWORD _MSGVAL16 :1;\r
+    IO_LWORD _MSGVAL17 :1;\r
+    IO_LWORD _MSGVAL18 :1;\r
+    IO_LWORD _MSGVAL19 :1;\r
+    IO_LWORD _MSGVAL20 :1;\r
+    IO_LWORD _MSGVAL21 :1;\r
+    IO_LWORD _MSGVAL22 :1;\r
+    IO_LWORD _MSGVAL23 :1;\r
+    IO_LWORD _MSGVAL24 :1;\r
+    IO_LWORD _MSGVAL25 :1;\r
+    IO_LWORD _MSGVAL26 :1;\r
+    IO_LWORD _MSGVAL27 :1;\r
+    IO_LWORD _MSGVAL28 :1;\r
+    IO_LWORD _MSGVAL29 :1;\r
+    IO_LWORD _MSGVAL30 :1;\r
+    IO_LWORD _MSGVAL31 :1;\r
+    IO_LWORD _MSGVAL32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSGVAL :32;\r
+  }bitc;\r
+ }MSGVAL0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGVAL1 :1;\r
+    IO_WORD _MSGVAL2 :1;\r
+    IO_WORD _MSGVAL3 :1;\r
+    IO_WORD _MSGVAL4 :1;\r
+    IO_WORD _MSGVAL5 :1;\r
+    IO_WORD _MSGVAL6 :1;\r
+    IO_WORD _MSGVAL7 :1;\r
+    IO_WORD _MSGVAL8 :1;\r
+    IO_WORD _MSGVAL9 :1;\r
+    IO_WORD _MSGVAL10 :1;\r
+    IO_WORD _MSGVAL11 :1;\r
+    IO_WORD _MSGVAL12 :1;\r
+    IO_WORD _MSGVAL13 :1;\r
+    IO_WORD _MSGVAL14 :1;\r
+    IO_WORD _MSGVAL15 :1;\r
+    IO_WORD _MSGVAL16 :1;\r
+  }bit;\r
+ }MSGVAL10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL1 :1;\r
+    IO_BYTE _MSGVAL2 :1;\r
+    IO_BYTE _MSGVAL3 :1;\r
+    IO_BYTE _MSGVAL4 :1;\r
+    IO_BYTE _MSGVAL5 :1;\r
+    IO_BYTE _MSGVAL6 :1;\r
+    IO_BYTE _MSGVAL7 :1;\r
+    IO_BYTE _MSGVAL8 :1;\r
+  }bit;\r
+ }MSGVAL1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL9 :1;\r
+    IO_BYTE _MSGVAL10 :1;\r
+    IO_BYTE _MSGVAL11 :1;\r
+    IO_BYTE _MSGVAL12 :1;\r
+    IO_BYTE _MSGVAL13 :1;\r
+    IO_BYTE _MSGVAL14 :1;\r
+    IO_BYTE _MSGVAL15 :1;\r
+    IO_BYTE _MSGVAL16 :1;\r
+  }bit;\r
+ }MSGVAL1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGVAL17 :1;\r
+    IO_WORD _MSGVAL18 :1;\r
+    IO_WORD _MSGVAL19 :1;\r
+    IO_WORD _MSGVAL20 :1;\r
+    IO_WORD _MSGVAL21 :1;\r
+    IO_WORD _MSGVAL22 :1;\r
+    IO_WORD _MSGVAL23 :1;\r
+    IO_WORD _MSGVAL24 :1;\r
+    IO_WORD _MSGVAL25 :1;\r
+    IO_WORD _MSGVAL26 :1;\r
+    IO_WORD _MSGVAL27 :1;\r
+    IO_WORD _MSGVAL28 :1;\r
+    IO_WORD _MSGVAL29 :1;\r
+    IO_WORD _MSGVAL30 :1;\r
+    IO_WORD _MSGVAL31 :1;\r
+    IO_WORD _MSGVAL32 :1;\r
+  }bit;\r
+ }MSGVAL20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL17 :1;\r
+    IO_BYTE _MSGVAL18 :1;\r
+    IO_BYTE _MSGVAL19 :1;\r
+    IO_BYTE _MSGVAL20 :1;\r
+    IO_BYTE _MSGVAL21 :1;\r
+    IO_BYTE _MSGVAL22 :1;\r
+    IO_BYTE _MSGVAL23 :1;\r
+    IO_BYTE _MSGVAL24 :1;\r
+  }bit;\r
+ }MSGVAL2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL25 :1;\r
+    IO_BYTE _MSGVAL26 :1;\r
+    IO_BYTE _MSGVAL27 :1;\r
+    IO_BYTE _MSGVAL28 :1;\r
+    IO_BYTE _MSGVAL29 :1;\r
+    IO_BYTE _MSGVAL30 :1;\r
+    IO_BYTE _MSGVAL31 :1;\r
+    IO_BYTE _MSGVAL32 :1;\r
+  }bit;\r
+ }MSGVAL2H0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }COER0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INIT :1;\r
+    IO_WORD _IE :1;\r
+    IO_WORD _SIE :1;\r
+    IO_WORD _EIE :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _DAR :1;\r
+    IO_WORD _CCE :1;\r
+    IO_WORD _TEST :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }CTRLR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INIT :1;\r
+    IO_BYTE _IE :1;\r
+    IO_BYTE _SIE :1;\r
+    IO_BYTE _EIE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _DAR :1;\r
+    IO_BYTE _CCE :1;\r
+    IO_BYTE _TEST :1;\r
+  }bit;\r
+ }CTRLRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }CTRLRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _LEC0 :1;\r
+    IO_WORD _LEC1 :1;\r
+    IO_WORD _LEC2 :1;\r
+    IO_WORD _TXOK :1;\r
+    IO_WORD _RXOK :1;\r
+    IO_WORD _EPASS :1;\r
+    IO_WORD _EWARN :1;\r
+    IO_WORD _BOFF :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _LEC :3;\r
+  }bitc;\r
+ }STATR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LEC0 :1;\r
+    IO_BYTE _LEC1 :1;\r
+    IO_BYTE _LEC2 :1;\r
+    IO_BYTE _TXOK :1;\r
+    IO_BYTE _RXOK :1;\r
+    IO_BYTE _EPASS :1;\r
+    IO_BYTE _EWARN :1;\r
+    IO_BYTE _BOFF :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _LEC :3;\r
+  }bitc;\r
+ }STATRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }STATRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TEC0 :1;\r
+    IO_WORD _TEC1 :1;\r
+    IO_WORD _TEC2 :1;\r
+    IO_WORD _TEC3 :1;\r
+    IO_WORD _TEC4 :1;\r
+    IO_WORD _TEC5 :1;\r
+    IO_WORD _TEC6 :1;\r
+    IO_WORD _TEC7 :1;\r
+    IO_WORD _REC0 :1;\r
+    IO_WORD _REC1 :1;\r
+    IO_WORD _REC2 :1;\r
+    IO_WORD _REC3 :1;\r
+    IO_WORD _REC4 :1;\r
+    IO_WORD _REC5 :1;\r
+    IO_WORD _REC6 :1;\r
+    IO_WORD _RP :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TEC :8;\r
+    IO_WORD _REC :7;\r
+  }bitc;\r
+ }ERRCNT1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TEC0 :1;\r
+    IO_BYTE _TEC1 :1;\r
+    IO_BYTE _TEC2 :1;\r
+    IO_BYTE _TEC3 :1;\r
+    IO_BYTE _TEC4 :1;\r
+    IO_BYTE _TEC5 :1;\r
+    IO_BYTE _TEC6 :1;\r
+    IO_BYTE _TEC7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TEC :8;\r
+  }bitc;\r
+ }ERRCNTL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _REC0 :1;\r
+    IO_BYTE _REC1 :1;\r
+    IO_BYTE _REC2 :1;\r
+    IO_BYTE _REC3 :1;\r
+    IO_BYTE _REC4 :1;\r
+    IO_BYTE _REC5 :1;\r
+    IO_BYTE _REC6 :1;\r
+    IO_BYTE _RP :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _REC :7;\r
+  }bitc;\r
+ }ERRCNTH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BRP0 :1;\r
+    IO_WORD _BRP1 :1;\r
+    IO_WORD _BRP2 :1;\r
+    IO_WORD _BRP3 :1;\r
+    IO_WORD _BRP4 :1;\r
+    IO_WORD _BRP5 :1;\r
+    IO_WORD _SJW0 :1;\r
+    IO_WORD _SJW1 :1;\r
+    IO_WORD _TSEG10 :1;\r
+    IO_WORD _TSEG11 :1;\r
+    IO_WORD _TSEG12 :1;\r
+    IO_WORD _TSEG13 :1;\r
+    IO_WORD _TSEG20 :1;\r
+    IO_WORD _TSEG21 :1;\r
+    IO_WORD _TSEG22 :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BRP :6;\r
+    IO_WORD _SJW :2;\r
+    IO_WORD _TSEG1 :4;\r
+    IO_WORD _TSEG2 :3;\r
+  }bitc;\r
+ }BTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BRP0 :1;\r
+    IO_BYTE _BRP1 :1;\r
+    IO_BYTE _BRP2 :1;\r
+    IO_BYTE _BRP3 :1;\r
+    IO_BYTE _BRP4 :1;\r
+    IO_BYTE _BRP5 :1;\r
+    IO_BYTE _SJW0 :1;\r
+    IO_BYTE _SJW1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _BRP :6;\r
+    IO_BYTE _SJW :2;\r
+  }bitc;\r
+ }BTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEG10 :1;\r
+    IO_BYTE _TSEG11 :1;\r
+    IO_BYTE _TSEG12 :1;\r
+    IO_BYTE _TSEG13 :1;\r
+    IO_BYTE _TSEG20 :1;\r
+    IO_BYTE _TSEG21 :1;\r
+    IO_BYTE _TSEG22 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEG1 :4;\r
+    IO_BYTE _TSEG2 :3;\r
+  }bitc;\r
+ }BTRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTID0 :1;\r
+    IO_WORD _INTID1 :1;\r
+    IO_WORD _INTID2 :1;\r
+    IO_WORD _INTID3 :1;\r
+    IO_WORD _INTID4 :1;\r
+    IO_WORD _INTID5 :1;\r
+    IO_WORD _INTID6 :1;\r
+    IO_WORD _INTID7 :1;\r
+    IO_WORD _INTID8 :1;\r
+    IO_WORD _INTID9 :1;\r
+    IO_WORD _INTID10 :1;\r
+    IO_WORD _INTID11 :1;\r
+    IO_WORD _INTID12 :1;\r
+    IO_WORD _INTID13 :1;\r
+    IO_WORD _INTID14 :1;\r
+    IO_WORD _INTID15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _INTID :16;\r
+  }bitc;\r
+ }INTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTID0 :1;\r
+    IO_BYTE _INTID1 :1;\r
+    IO_BYTE _INTID2 :1;\r
+    IO_BYTE _INTID3 :1;\r
+    IO_BYTE _INTID4 :1;\r
+    IO_BYTE _INTID5 :1;\r
+    IO_BYTE _INTID6 :1;\r
+    IO_BYTE _INTID7 :1;\r
+  }bit;\r
+ }INTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTID8 :1;\r
+    IO_BYTE _INTID9 :1;\r
+    IO_BYTE _INTID10 :1;\r
+    IO_BYTE _INTID11 :1;\r
+    IO_BYTE _INTID12 :1;\r
+    IO_BYTE _INTID13 :1;\r
+    IO_BYTE _INTID14 :1;\r
+    IO_BYTE _INTID15 :1;\r
+  }bit;\r
+ }INTRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BASIC :1;\r
+    IO_WORD _SILENT :1;\r
+    IO_WORD _LBACK :1;\r
+    IO_WORD _TX0 :1;\r
+    IO_WORD _TX1 :1;\r
+    IO_WORD _RX :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }TESTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BASIC :1;\r
+    IO_BYTE _SILENT :1;\r
+    IO_BYTE _LBACK :1;\r
+    IO_BYTE _TX0 :1;\r
+    IO_BYTE _TX1 :1;\r
+    IO_BYTE _RX :1;\r
+  }bit;\r
+ }TESTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }TESTRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BRPE0 :1;\r
+    IO_WORD _BRPE1 :1;\r
+    IO_WORD _BRPE2 :1;\r
+    IO_WORD _BRPE3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BRPE :4;\r
+  }bitc;\r
+ }BRPER1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BRPE0 :1;\r
+    IO_BYTE _BRPE1 :1;\r
+    IO_BYTE _BRPE2 :1;\r
+    IO_BYTE _BRPE3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _BRPE :4;\r
+  }bitc;\r
+ }BRPERL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }BRPERH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGN0 :1;\r
+    IO_WORD _MSGN1 :1;\r
+    IO_WORD _MSGN2 :1;\r
+    IO_WORD _MSGN3 :1;\r
+    IO_WORD _MSGN4 :1;\r
+    IO_WORD _MSGN5 :1;\r
+    IO_WORD _MSGN6 :1;\r
+    IO_WORD _MSGN7 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+ }IF1CREQ1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGN0 :1;\r
+    IO_BYTE _MSGN1 :1;\r
+    IO_BYTE _MSGN2 :1;\r
+    IO_BYTE _MSGN3 :1;\r
+    IO_BYTE _MSGN4 :1;\r
+    IO_BYTE _MSGN5 :1;\r
+    IO_BYTE _MSGN6 :1;\r
+    IO_BYTE _MSGN7 :1;\r
+  }bit;\r
+ }IF1CREQL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+ }IF1CREQH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DATAB :1;\r
+    IO_WORD _DATAA :1;\r
+    IO_WORD _TXREQ :1;\r
+    IO_WORD _CIP :1;\r
+    IO_WORD _CONTROL :1;\r
+    IO_WORD _ARB :1;\r
+    IO_WORD _MASK :1;\r
+    IO_WORD _WRRD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1CMSK1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DATAB :1;\r
+    IO_BYTE _DATAA :1;\r
+    IO_BYTE _TXREQ :1;\r
+    IO_BYTE _CIP :1;\r
+    IO_BYTE _CONTROL :1;\r
+    IO_BYTE _ARB :1;\r
+    IO_BYTE _MASK :1;\r
+    IO_BYTE _WRRD :1;\r
+  }bit;\r
+ }IF1CMSKL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1CMSKH1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSK0 :1;\r
+    IO_LWORD _MSK1 :1;\r
+    IO_LWORD _MSK2 :1;\r
+    IO_LWORD _MSK3 :1;\r
+    IO_LWORD _MSK4 :1;\r
+    IO_LWORD _MSK5 :1;\r
+    IO_LWORD _MSK6 :1;\r
+    IO_LWORD _MSK7 :1;\r
+    IO_LWORD _MSK8 :1;\r
+    IO_LWORD _MSK9 :1;\r
+    IO_LWORD _MSK10 :1;\r
+    IO_LWORD _MSK11 :1;\r
+    IO_LWORD _MSK12 :1;\r
+    IO_LWORD _MSK13 :1;\r
+    IO_LWORD _MSK14 :1;\r
+    IO_LWORD _MSK15 :1;\r
+    IO_LWORD _MSK16 :1;\r
+    IO_LWORD _MSK17 :1;\r
+    IO_LWORD _MSK18 :1;\r
+    IO_LWORD _MSK19 :1;\r
+    IO_LWORD _MSK20 :1;\r
+    IO_LWORD _MSK21 :1;\r
+    IO_LWORD _MSK22 :1;\r
+    IO_LWORD _MSK23 :1;\r
+    IO_LWORD _MSK24 :1;\r
+    IO_LWORD _MSK25 :1;\r
+    IO_LWORD _MSK26 :1;\r
+    IO_LWORD _MSK27 :1;\r
+    IO_LWORD _MSK28 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD _MDIR :1;\r
+    IO_LWORD _MXTD :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSK :29;\r
+  }bitc;\r
+ }IF1MSK1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK0 :1;\r
+    IO_WORD _MSK1 :1;\r
+    IO_WORD _MSK2 :1;\r
+    IO_WORD _MSK3 :1;\r
+    IO_WORD _MSK4 :1;\r
+    IO_WORD _MSK5 :1;\r
+    IO_WORD _MSK6 :1;\r
+    IO_WORD _MSK7 :1;\r
+    IO_WORD _MSK8 :1;\r
+    IO_WORD _MSK9 :1;\r
+    IO_WORD _MSK10 :1;\r
+    IO_WORD _MSK11 :1;\r
+    IO_WORD _MSK12 :1;\r
+    IO_WORD _MSK13 :1;\r
+    IO_WORD _MSK14 :1;\r
+    IO_WORD _MSK15 :1;\r
+  }bit;\r
+ }IF1MSK11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK0 :1;\r
+    IO_BYTE _MSK1 :1;\r
+    IO_BYTE _MSK2 :1;\r
+    IO_BYTE _MSK3 :1;\r
+    IO_BYTE _MSK4 :1;\r
+    IO_BYTE _MSK5 :1;\r
+    IO_BYTE _MSK6 :1;\r
+    IO_BYTE _MSK7 :1;\r
+  }bit;\r
+ }IF1MSK1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK8 :1;\r
+    IO_BYTE _MSK9 :1;\r
+    IO_BYTE _MSK10 :1;\r
+    IO_BYTE _MSK11 :1;\r
+    IO_BYTE _MSK12 :1;\r
+    IO_BYTE _MSK13 :1;\r
+    IO_BYTE _MSK14 :1;\r
+    IO_BYTE _MSK15 :1;\r
+  }bit;\r
+ }IF1MSK1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK16 :1;\r
+    IO_WORD _MSK17 :1;\r
+    IO_WORD _MSK18 :1;\r
+    IO_WORD _MSK19 :1;\r
+    IO_WORD _MSK20 :1;\r
+    IO_WORD _MSK21 :1;\r
+    IO_WORD _MSK22 :1;\r
+    IO_WORD _MSK23 :1;\r
+    IO_WORD _MSK24 :1;\r
+    IO_WORD _MSK25 :1;\r
+    IO_WORD _MSK26 :1;\r
+    IO_WORD _MSK27 :1;\r
+    IO_WORD _MSK28 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MDIR :1;\r
+    IO_WORD _MXTD :1;\r
+  }bit;\r
+ }IF1MSK21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK16 :1;\r
+    IO_BYTE _MSK17 :1;\r
+    IO_BYTE _MSK18 :1;\r
+    IO_BYTE _MSK19 :1;\r
+    IO_BYTE _MSK20 :1;\r
+    IO_BYTE _MSK21 :1;\r
+    IO_BYTE _MSK22 :1;\r
+    IO_BYTE _MSK23 :1;\r
+  }bit;\r
+ }IF1MSK2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK24 :1;\r
+    IO_BYTE _MSK25 :1;\r
+    IO_BYTE _MSK26 :1;\r
+    IO_BYTE _MSK27 :1;\r
+    IO_BYTE _MSK28 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MDIR :1;\r
+    IO_BYTE _MXTD :1;\r
+  }bit;\r
+ }IF1MSK2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _ID0 :1;\r
+    IO_LWORD _ID1 :1;\r
+    IO_LWORD _ID2 :1;\r
+    IO_LWORD _ID3 :1;\r
+    IO_LWORD _ID4 :1;\r
+    IO_LWORD _ID5 :1;\r
+    IO_LWORD _ID6 :1;\r
+    IO_LWORD _ID7 :1;\r
+    IO_LWORD _ID8 :1;\r
+    IO_LWORD _ID9 :1;\r
+    IO_LWORD _ID10 :1;\r
+    IO_LWORD _ID11 :1;\r
+    IO_LWORD _ID12 :1;\r
+    IO_LWORD _ID13 :1;\r
+    IO_LWORD _ID14 :1;\r
+    IO_LWORD _ID15 :1;\r
+    IO_LWORD _ID16 :1;\r
+    IO_LWORD _ID17 :1;\r
+    IO_LWORD _ID18 :1;\r
+    IO_LWORD _ID19 :1;\r
+    IO_LWORD _ID20 :1;\r
+    IO_LWORD _ID21 :1;\r
+    IO_LWORD _ID22 :1;\r
+    IO_LWORD _ID23 :1;\r
+    IO_LWORD _ID24 :1;\r
+    IO_LWORD _ID25 :1;\r
+    IO_LWORD _ID26 :1;\r
+    IO_LWORD _ID27 :1;\r
+    IO_LWORD _ID28 :1;\r
+    IO_LWORD _DIR :1;\r
+    IO_LWORD _XTD :1;\r
+    IO_LWORD _MSGVAL :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _ID :29;\r
+  }bitc;\r
+ }IF1ARB1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID0 :1;\r
+    IO_WORD _ID1 :1;\r
+    IO_WORD _ID2 :1;\r
+    IO_WORD _ID3 :1;\r
+    IO_WORD _ID4 :1;\r
+    IO_WORD _ID5 :1;\r
+    IO_WORD _ID6 :1;\r
+    IO_WORD _ID7 :1;\r
+    IO_WORD _ID8 :1;\r
+    IO_WORD _ID9 :1;\r
+    IO_WORD _ID10 :1;\r
+    IO_WORD _ID11 :1;\r
+    IO_WORD _ID12 :1;\r
+    IO_WORD _ID13 :1;\r
+    IO_WORD _ID14 :1;\r
+    IO_WORD _ID15 :1;\r
+  }bit;\r
+ }IF1ARB11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID0 :1;\r
+    IO_BYTE _ID1 :1;\r
+    IO_BYTE _ID2 :1;\r
+    IO_BYTE _ID3 :1;\r
+    IO_BYTE _ID4 :1;\r
+    IO_BYTE _ID5 :1;\r
+    IO_BYTE _ID6 :1;\r
+    IO_BYTE _ID7 :1;\r
+  }bit;\r
+ }IF1ARB1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID8 :1;\r
+    IO_BYTE _ID9 :1;\r
+    IO_BYTE _ID10 :1;\r
+    IO_BYTE _ID11 :1;\r
+    IO_BYTE _ID12 :1;\r
+    IO_BYTE _ID13 :1;\r
+    IO_BYTE _ID14 :1;\r
+    IO_BYTE _ID15 :1;\r
+  }bit;\r
+ }IF1ARB1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID16 :1;\r
+    IO_WORD _ID17 :1;\r
+    IO_WORD _ID18 :1;\r
+    IO_WORD _ID19 :1;\r
+    IO_WORD _ID20 :1;\r
+    IO_WORD _ID21 :1;\r
+    IO_WORD _ID22 :1;\r
+    IO_WORD _ID23 :1;\r
+    IO_WORD _ID24 :1;\r
+    IO_WORD _ID25 :1;\r
+    IO_WORD _ID26 :1;\r
+    IO_WORD _ID27 :1;\r
+    IO_WORD _ID28 :1;\r
+    IO_WORD _DIR :1;\r
+    IO_WORD _XTD :1;\r
+    IO_WORD _MSGVAL :1;\r
+  }bit;\r
+ }IF1ARB21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID16 :1;\r
+    IO_BYTE _ID17 :1;\r
+    IO_BYTE _ID18 :1;\r
+    IO_BYTE _ID19 :1;\r
+    IO_BYTE _ID20 :1;\r
+    IO_BYTE _ID21 :1;\r
+    IO_BYTE _ID22 :1;\r
+    IO_BYTE _ID23 :1;\r
+  }bit;\r
+ }IF1ARB2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID24 :1;\r
+    IO_BYTE _ID25 :1;\r
+    IO_BYTE _ID26 :1;\r
+    IO_BYTE _ID27 :1;\r
+    IO_BYTE _ID28 :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _XTD :1;\r
+    IO_BYTE _MSGVAL :1;\r
+  }bit;\r
+ }IF1ARB2H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DLC0 :1;\r
+    IO_WORD _DLC1 :1;\r
+    IO_WORD _DLC2 :1;\r
+    IO_WORD _DLC3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _EOB :1;\r
+    IO_WORD _TXRQST :1;\r
+    IO_WORD _RMTEN :1;\r
+    IO_WORD _RXIE :1;\r
+    IO_WORD _TXIE :1;\r
+    IO_WORD _UMASK :1;\r
+    IO_WORD _INTPND :1;\r
+    IO_WORD _MSGLST :1;\r
+    IO_WORD _NEWDAT :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _DLC :4;\r
+  }bitc;\r
+ }IF1MCTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DLC0 :1;\r
+    IO_BYTE _DLC1 :1;\r
+    IO_BYTE _DLC2 :1;\r
+    IO_BYTE _DLC3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EOB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DLC :4;\r
+  }bitc;\r
+ }IF1MCTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST :1;\r
+    IO_BYTE _RMTEN :1;\r
+    IO_BYTE _RXIE :1;\r
+    IO_BYTE _TXIE :1;\r
+    IO_BYTE _UMASK :1;\r
+    IO_BYTE _INTPND :1;\r
+    IO_BYTE _MSGLST :1;\r
+    IO_BYTE _NEWDAT :1;\r
+  }bit;\r
+ }IF1MCTRH1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF1DTA1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTA11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTA21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF1DTB1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTB11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTB21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB2H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGN0 :1;\r
+    IO_WORD _MSGN1 :1;\r
+    IO_WORD _MSGN2 :1;\r
+    IO_WORD _MSGN3 :1;\r
+    IO_WORD _MSGN4 :1;\r
+    IO_WORD _MSGN5 :1;\r
+    IO_WORD _MSGN6 :1;\r
+    IO_WORD _MSGN7 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+ }IF2CREQ1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGN0 :1;\r
+    IO_BYTE _MSGN1 :1;\r
+    IO_BYTE _MSGN2 :1;\r
+    IO_BYTE _MSGN3 :1;\r
+    IO_BYTE _MSGN4 :1;\r
+    IO_BYTE _MSGN5 :1;\r
+    IO_BYTE _MSGN6 :1;\r
+    IO_BYTE _MSGN7 :1;\r
+  }bit;\r
+ }IF2CREQL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+ }IF2CREQH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DATAB :1;\r
+    IO_WORD _DATAA :1;\r
+    IO_WORD _TXREQ :1;\r
+    IO_WORD _CIP :1;\r
+    IO_WORD _CONTROL :1;\r
+    IO_WORD _ARB :1;\r
+    IO_WORD _MASK :1;\r
+    IO_WORD _WRRD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2CMSK1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DATAB :1;\r
+    IO_BYTE _DATAA :1;\r
+    IO_BYTE _TXREQ :1;\r
+    IO_BYTE _CIP :1;\r
+    IO_BYTE _CONTROL :1;\r
+    IO_BYTE _ARB :1;\r
+    IO_BYTE _MASK :1;\r
+    IO_BYTE _WRRD :1;\r
+  }bit;\r
+ }IF2CMSKL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2CMSKH1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSK0 :1;\r
+    IO_LWORD _MSK1 :1;\r
+    IO_LWORD _MSK2 :1;\r
+    IO_LWORD _MSK3 :1;\r
+    IO_LWORD _MSK4 :1;\r
+    IO_LWORD _MSK5 :1;\r
+    IO_LWORD _MSK6 :1;\r
+    IO_LWORD _MSK7 :1;\r
+    IO_LWORD _MSK8 :1;\r
+    IO_LWORD _MSK9 :1;\r
+    IO_LWORD _MSK10 :1;\r
+    IO_LWORD _MSK11 :1;\r
+    IO_LWORD _MSK12 :1;\r
+    IO_LWORD _MSK13 :1;\r
+    IO_LWORD _MSK14 :1;\r
+    IO_LWORD _MSK15 :1;\r
+    IO_LWORD _MSK16 :1;\r
+    IO_LWORD _MSK17 :1;\r
+    IO_LWORD _MSK18 :1;\r
+    IO_LWORD _MSK19 :1;\r
+    IO_LWORD _MSK20 :1;\r
+    IO_LWORD _MSK21 :1;\r
+    IO_LWORD _MSK22 :1;\r
+    IO_LWORD _MSK23 :1;\r
+    IO_LWORD _MSK24 :1;\r
+    IO_LWORD _MSK25 :1;\r
+    IO_LWORD _MSK26 :1;\r
+    IO_LWORD _MSK27 :1;\r
+    IO_LWORD _MSK28 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD _MDIR :1;\r
+    IO_LWORD _MXTD :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSK :29;\r
+  }bitc;\r
+ }IF2MSK1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK0 :1;\r
+    IO_WORD _MSK1 :1;\r
+    IO_WORD _MSK2 :1;\r
+    IO_WORD _MSK3 :1;\r
+    IO_WORD _MSK4 :1;\r
+    IO_WORD _MSK5 :1;\r
+    IO_WORD _MSK6 :1;\r
+    IO_WORD _MSK7 :1;\r
+    IO_WORD _MSK8 :1;\r
+    IO_WORD _MSK9 :1;\r
+    IO_WORD _MSK10 :1;\r
+    IO_WORD _MSK11 :1;\r
+    IO_WORD _MSK12 :1;\r
+    IO_WORD _MSK13 :1;\r
+    IO_WORD _MSK14 :1;\r
+    IO_WORD _MSK15 :1;\r
+  }bit;\r
+ }IF2MSK11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK0 :1;\r
+    IO_BYTE _MSK1 :1;\r
+    IO_BYTE _MSK2 :1;\r
+    IO_BYTE _MSK3 :1;\r
+    IO_BYTE _MSK4 :1;\r
+    IO_BYTE _MSK5 :1;\r
+    IO_BYTE _MSK6 :1;\r
+    IO_BYTE _MSK7 :1;\r
+  }bit;\r
+ }IF2MSK1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK8 :1;\r
+    IO_BYTE _MSK9 :1;\r
+    IO_BYTE _MSK10 :1;\r
+    IO_BYTE _MSK11 :1;\r
+    IO_BYTE _MSK12 :1;\r
+    IO_BYTE _MSK13 :1;\r
+    IO_BYTE _MSK14 :1;\r
+    IO_BYTE _MSK15 :1;\r
+  }bit;\r
+ }IF2MSK1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK16 :1;\r
+    IO_WORD _MSK17 :1;\r
+    IO_WORD _MSK18 :1;\r
+    IO_WORD _MSK19 :1;\r
+    IO_WORD _MSK20 :1;\r
+    IO_WORD _MSK21 :1;\r
+    IO_WORD _MSK22 :1;\r
+    IO_WORD _MSK23 :1;\r
+    IO_WORD _MSK24 :1;\r
+    IO_WORD _MSK25 :1;\r
+    IO_WORD _MSK26 :1;\r
+    IO_WORD _MSK27 :1;\r
+    IO_WORD _MSK28 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MDIR :1;\r
+    IO_WORD _MXTD :1;\r
+  }bit;\r
+ }IF2MSK21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK16 :1;\r
+    IO_BYTE _MSK17 :1;\r
+    IO_BYTE _MSK18 :1;\r
+    IO_BYTE _MSK19 :1;\r
+    IO_BYTE _MSK20 :1;\r
+    IO_BYTE _MSK21 :1;\r
+    IO_BYTE _MSK22 :1;\r
+    IO_BYTE _MSK23 :1;\r
+  }bit;\r
+ }IF2MSK2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK24 :1;\r
+    IO_BYTE _MSK25 :1;\r
+    IO_BYTE _MSK26 :1;\r
+    IO_BYTE _MSK27 :1;\r
+    IO_BYTE _MSK28 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MDIR :1;\r
+    IO_BYTE _MXTD :1;\r
+  }bit;\r
+ }IF2MSK2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _ID0 :1;\r
+    IO_LWORD _ID1 :1;\r
+    IO_LWORD _ID2 :1;\r
+    IO_LWORD _ID3 :1;\r
+    IO_LWORD _ID4 :1;\r
+    IO_LWORD _ID5 :1;\r
+    IO_LWORD _ID6 :1;\r
+    IO_LWORD _ID7 :1;\r
+    IO_LWORD _ID8 :1;\r
+    IO_LWORD _ID9 :1;\r
+    IO_LWORD _ID10 :1;\r
+    IO_LWORD _ID11 :1;\r
+    IO_LWORD _ID12 :1;\r
+    IO_LWORD _ID13 :1;\r
+    IO_LWORD _ID14 :1;\r
+    IO_LWORD _ID15 :1;\r
+    IO_LWORD _ID16 :1;\r
+    IO_LWORD _ID17 :1;\r
+    IO_LWORD _ID18 :1;\r
+    IO_LWORD _ID19 :1;\r
+    IO_LWORD _ID20 :1;\r
+    IO_LWORD _ID21 :1;\r
+    IO_LWORD _ID22 :1;\r
+    IO_LWORD _ID23 :1;\r
+    IO_LWORD _ID24 :1;\r
+    IO_LWORD _ID25 :1;\r
+    IO_LWORD _ID26 :1;\r
+    IO_LWORD _ID27 :1;\r
+    IO_LWORD _ID28 :1;\r
+    IO_LWORD _DIR :1;\r
+    IO_LWORD _XTD :1;\r
+    IO_LWORD _MSGVAL :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _ID :29;\r
+  }bitc;\r
+ }IF2ARB1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID0 :1;\r
+    IO_WORD _ID1 :1;\r
+    IO_WORD _ID2 :1;\r
+    IO_WORD _ID3 :1;\r
+    IO_WORD _ID4 :1;\r
+    IO_WORD _ID5 :1;\r
+    IO_WORD _ID6 :1;\r
+    IO_WORD _ID7 :1;\r
+    IO_WORD _ID8 :1;\r
+    IO_WORD _ID9 :1;\r
+    IO_WORD _ID10 :1;\r
+    IO_WORD _ID11 :1;\r
+    IO_WORD _ID12 :1;\r
+    IO_WORD _ID13 :1;\r
+    IO_WORD _ID14 :1;\r
+    IO_WORD _ID15 :1;\r
+  }bit;\r
+ }IF2ARB11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID0 :1;\r
+    IO_BYTE _ID1 :1;\r
+    IO_BYTE _ID2 :1;\r
+    IO_BYTE _ID3 :1;\r
+    IO_BYTE _ID4 :1;\r
+    IO_BYTE _ID5 :1;\r
+    IO_BYTE _ID6 :1;\r
+    IO_BYTE _ID7 :1;\r
+  }bit;\r
+ }IF2ARB1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID8 :1;\r
+    IO_BYTE _ID9 :1;\r
+    IO_BYTE _ID10 :1;\r
+    IO_BYTE _ID11 :1;\r
+    IO_BYTE _ID12 :1;\r
+    IO_BYTE _ID13 :1;\r
+    IO_BYTE _ID14 :1;\r
+    IO_BYTE _ID15 :1;\r
+  }bit;\r
+ }IF2ARB1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID16 :1;\r
+    IO_WORD _ID17 :1;\r
+    IO_WORD _ID18 :1;\r
+    IO_WORD _ID19 :1;\r
+    IO_WORD _ID20 :1;\r
+    IO_WORD _ID21 :1;\r
+    IO_WORD _ID22 :1;\r
+    IO_WORD _ID23 :1;\r
+    IO_WORD _ID24 :1;\r
+    IO_WORD _ID25 :1;\r
+    IO_WORD _ID26 :1;\r
+    IO_WORD _ID27 :1;\r
+    IO_WORD _ID28 :1;\r
+    IO_WORD _DIR :1;\r
+    IO_WORD _XTD :1;\r
+    IO_WORD _MSGVAL :1;\r
+  }bit;\r
+ }IF2ARB21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID16 :1;\r
+    IO_BYTE _ID17 :1;\r
+    IO_BYTE _ID18 :1;\r
+    IO_BYTE _ID19 :1;\r
+    IO_BYTE _ID20 :1;\r
+    IO_BYTE _ID21 :1;\r
+    IO_BYTE _ID22 :1;\r
+    IO_BYTE _ID23 :1;\r
+  }bit;\r
+ }IF2ARB2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID24 :1;\r
+    IO_BYTE _ID25 :1;\r
+    IO_BYTE _ID26 :1;\r
+    IO_BYTE _ID27 :1;\r
+    IO_BYTE _ID28 :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _XTD :1;\r
+    IO_BYTE _MSGVAL :1;\r
+  }bit;\r
+ }IF2ARB2H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DLC0 :1;\r
+    IO_WORD _DLC1 :1;\r
+    IO_WORD _DLC2 :1;\r
+    IO_WORD _DLC3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _EOB :1;\r
+    IO_WORD _TXRQST :1;\r
+    IO_WORD _RMTEN :1;\r
+    IO_WORD _RXIE :1;\r
+    IO_WORD _TXIE :1;\r
+    IO_WORD _UMASK :1;\r
+    IO_WORD _INTPND :1;\r
+    IO_WORD _MSGLST :1;\r
+    IO_WORD _NEWDAT :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _DLC :4;\r
+  }bitc;\r
+ }IF2MCTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DLC0 :1;\r
+    IO_BYTE _DLC1 :1;\r
+    IO_BYTE _DLC2 :1;\r
+    IO_BYTE _DLC3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EOB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DLC :4;\r
+  }bitc;\r
+ }IF2MCTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST :1;\r
+    IO_BYTE _RMTEN :1;\r
+    IO_BYTE _RXIE :1;\r
+    IO_BYTE _TXIE :1;\r
+    IO_BYTE _UMASK :1;\r
+    IO_BYTE _INTPND :1;\r
+    IO_BYTE _MSGLST :1;\r
+    IO_BYTE _NEWDAT :1;\r
+  }bit;\r
+ }IF2MCTRH1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF2DTA1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTA11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTA21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF2DTB1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTB11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTB21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _TXRQST1 :1;\r
+    IO_LWORD _TXRQST2 :1;\r
+    IO_LWORD _TXRQST3 :1;\r
+    IO_LWORD _TXRQST4 :1;\r
+    IO_LWORD _TXRQST5 :1;\r
+    IO_LWORD _TXRQST6 :1;\r
+    IO_LWORD _TXRQST7 :1;\r
+    IO_LWORD _TXRQST8 :1;\r
+    IO_LWORD _TXRQST9 :1;\r
+    IO_LWORD _TXRQST10 :1;\r
+    IO_LWORD _TXRQST11 :1;\r
+    IO_LWORD _TXRQST12 :1;\r
+    IO_LWORD _TXRQST13 :1;\r
+    IO_LWORD _TXRQST14 :1;\r
+    IO_LWORD _TXRQST15 :1;\r
+    IO_LWORD _TXRQST16 :1;\r
+    IO_LWORD _TXRQST17 :1;\r
+    IO_LWORD _TXRQST18 :1;\r
+    IO_LWORD _TXRQST19 :1;\r
+    IO_LWORD _TXRQST20 :1;\r
+    IO_LWORD _TXRQST21 :1;\r
+    IO_LWORD _TXRQST22 :1;\r
+    IO_LWORD _TXRQST23 :1;\r
+    IO_LWORD _TXRQST24 :1;\r
+    IO_LWORD _TXRQST25 :1;\r
+    IO_LWORD _TXRQST26 :1;\r
+    IO_LWORD _TXRQST27 :1;\r
+    IO_LWORD _TXRQST28 :1;\r
+    IO_LWORD _TXRQST29 :1;\r
+    IO_LWORD _TXRQST30 :1;\r
+    IO_LWORD _TXRQST31 :1;\r
+    IO_LWORD _TXRQST32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _TXRQST :32;\r
+  }bitc;\r
+ }TREQR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TXRQST1 :1;\r
+    IO_WORD _TXRQST2 :1;\r
+    IO_WORD _TXRQST3 :1;\r
+    IO_WORD _TXRQST4 :1;\r
+    IO_WORD _TXRQST5 :1;\r
+    IO_WORD _TXRQST6 :1;\r
+    IO_WORD _TXRQST7 :1;\r
+    IO_WORD _TXRQST8 :1;\r
+    IO_WORD _TXRQST9 :1;\r
+    IO_WORD _TXRQST10 :1;\r
+    IO_WORD _TXRQST11 :1;\r
+    IO_WORD _TXRQST12 :1;\r
+    IO_WORD _TXRQST13 :1;\r
+    IO_WORD _TXRQST14 :1;\r
+    IO_WORD _TXRQST15 :1;\r
+    IO_WORD _TXRQST16 :1;\r
+  }bit;\r
+ }TREQR11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST1 :1;\r
+    IO_BYTE _TXRQST2 :1;\r
+    IO_BYTE _TXRQST3 :1;\r
+    IO_BYTE _TXRQST4 :1;\r
+    IO_BYTE _TXRQST5 :1;\r
+    IO_BYTE _TXRQST6 :1;\r
+    IO_BYTE _TXRQST7 :1;\r
+    IO_BYTE _TXRQST8 :1;\r
+  }bit;\r
+ }TREQR1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST9 :1;\r
+    IO_BYTE _TXRQST10 :1;\r
+    IO_BYTE _TXRQST11 :1;\r
+    IO_BYTE _TXRQST12 :1;\r
+    IO_BYTE _TXRQST13 :1;\r
+    IO_BYTE _TXRQST14 :1;\r
+    IO_BYTE _TXRQST15 :1;\r
+    IO_BYTE _TXRQST16 :1;\r
+  }bit;\r
+ }TREQR1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TXRQST17 :1;\r
+    IO_WORD _TXRQST18 :1;\r
+    IO_WORD _TXRQST19 :1;\r
+    IO_WORD _TXRQST20 :1;\r
+    IO_WORD _TXRQST21 :1;\r
+    IO_WORD _TXRQST22 :1;\r
+    IO_WORD _TXRQST23 :1;\r
+    IO_WORD _TXRQST24 :1;\r
+    IO_WORD _TXRQST25 :1;\r
+    IO_WORD _TXRQST26 :1;\r
+    IO_WORD _TXRQST27 :1;\r
+    IO_WORD _TXRQST28 :1;\r
+    IO_WORD _TXRQST29 :1;\r
+    IO_WORD _TXRQST30 :1;\r
+    IO_WORD _TXRQST31 :1;\r
+    IO_WORD _TXRQST32 :1;\r
+  }bit;\r
+ }TREQR21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST17 :1;\r
+    IO_BYTE _TXRQST18 :1;\r
+    IO_BYTE _TXRQST19 :1;\r
+    IO_BYTE _TXRQST20 :1;\r
+    IO_BYTE _TXRQST21 :1;\r
+    IO_BYTE _TXRQST22 :1;\r
+    IO_BYTE _TXRQST23 :1;\r
+    IO_BYTE _TXRQST24 :1;\r
+  }bit;\r
+ }TREQR2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST25 :1;\r
+    IO_BYTE _TXRQST26 :1;\r
+    IO_BYTE _TXRQST27 :1;\r
+    IO_BYTE _TXRQST28 :1;\r
+    IO_BYTE _TXRQST29 :1;\r
+    IO_BYTE _TXRQST30 :1;\r
+    IO_BYTE _TXRQST31 :1;\r
+    IO_BYTE _TXRQST32 :1;\r
+  }bit;\r
+ }TREQR2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _NEWDAT1 :1;\r
+    IO_LWORD _NEWDAT2 :1;\r
+    IO_LWORD _NEWDAT3 :1;\r
+    IO_LWORD _NEWDAT4 :1;\r
+    IO_LWORD _NEWDAT5 :1;\r
+    IO_LWORD _NEWDAT6 :1;\r
+    IO_LWORD _NEWDAT7 :1;\r
+    IO_LWORD _NEWDAT8 :1;\r
+    IO_LWORD _NEWDAT9 :1;\r
+    IO_LWORD _NEWDAT10 :1;\r
+    IO_LWORD _NEWDAT11 :1;\r
+    IO_LWORD _NEWDAT12 :1;\r
+    IO_LWORD _NEWDAT13 :1;\r
+    IO_LWORD _NEWDAT14 :1;\r
+    IO_LWORD _NEWDAT15 :1;\r
+    IO_LWORD _NEWDAT16 :1;\r
+    IO_LWORD _NEWDAT17 :1;\r
+    IO_LWORD _NEWDAT18 :1;\r
+    IO_LWORD _NEWDAT19 :1;\r
+    IO_LWORD _NEWDAT20 :1;\r
+    IO_LWORD _NEWDAT21 :1;\r
+    IO_LWORD _NEWDAT22 :1;\r
+    IO_LWORD _NEWDAT23 :1;\r
+    IO_LWORD _NEWDAT24 :1;\r
+    IO_LWORD _NEWDAT25 :1;\r
+    IO_LWORD _NEWDAT26 :1;\r
+    IO_LWORD _NEWDAT27 :1;\r
+    IO_LWORD _NEWDAT28 :1;\r
+    IO_LWORD _NEWDAT29 :1;\r
+    IO_LWORD _NEWDAT30 :1;\r
+    IO_LWORD _NEWDAT31 :1;\r
+    IO_LWORD _NEWDAT32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _NEWDAT :32;\r
+  }bitc;\r
+ }NEWDT1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _NEWDAT1 :1;\r
+    IO_WORD _NEWDAT2 :1;\r
+    IO_WORD _NEWDAT3 :1;\r
+    IO_WORD _NEWDAT4 :1;\r
+    IO_WORD _NEWDAT5 :1;\r
+    IO_WORD _NEWDAT6 :1;\r
+    IO_WORD _NEWDAT7 :1;\r
+    IO_WORD _NEWDAT8 :1;\r
+    IO_WORD _NEWDAT9 :1;\r
+    IO_WORD _NEWDAT10 :1;\r
+    IO_WORD _NEWDAT11 :1;\r
+    IO_WORD _NEWDAT12 :1;\r
+    IO_WORD _NEWDAT13 :1;\r
+    IO_WORD _NEWDAT14 :1;\r
+    IO_WORD _NEWDAT15 :1;\r
+    IO_WORD _NEWDAT16 :1;\r
+  }bit;\r
+ }NEWDT11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT1 :1;\r
+    IO_BYTE _NEWDAT2 :1;\r
+    IO_BYTE _NEWDAT3 :1;\r
+    IO_BYTE _NEWDAT4 :1;\r
+    IO_BYTE _NEWDAT5 :1;\r
+    IO_BYTE _NEWDAT6 :1;\r
+    IO_BYTE _NEWDAT7 :1;\r
+    IO_BYTE _NEWDAT8 :1;\r
+  }bit;\r
+ }NEWDT1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT9 :1;\r
+    IO_BYTE _NEWDAT10 :1;\r
+    IO_BYTE _NEWDAT11 :1;\r
+    IO_BYTE _NEWDAT12 :1;\r
+    IO_BYTE _NEWDAT13 :1;\r
+    IO_BYTE _NEWDAT14 :1;\r
+    IO_BYTE _NEWDAT15 :1;\r
+    IO_BYTE _NEWDAT16 :1;\r
+  }bit;\r
+ }NEWDT1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _NEWDAT17 :1;\r
+    IO_WORD _NEWDAT18 :1;\r
+    IO_WORD _NEWDAT19 :1;\r
+    IO_WORD _NEWDAT20 :1;\r
+    IO_WORD _NEWDAT21 :1;\r
+    IO_WORD _NEWDAT22 :1;\r
+    IO_WORD _NEWDAT23 :1;\r
+    IO_WORD _NEWDAT24 :1;\r
+    IO_WORD _NEWDAT25 :1;\r
+    IO_WORD _NEWDAT26 :1;\r
+    IO_WORD _NEWDAT27 :1;\r
+    IO_WORD _NEWDAT28 :1;\r
+    IO_WORD _NEWDAT29 :1;\r
+    IO_WORD _NEWDAT30 :1;\r
+    IO_WORD _NEWDAT31 :1;\r
+    IO_WORD _NEWDAT32 :1;\r
+  }bit;\r
+ }NEWDT21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT17 :1;\r
+    IO_BYTE _NEWDAT18 :1;\r
+    IO_BYTE _NEWDAT19 :1;\r
+    IO_BYTE _NEWDAT20 :1;\r
+    IO_BYTE _NEWDAT21 :1;\r
+    IO_BYTE _NEWDAT22 :1;\r
+    IO_BYTE _NEWDAT23 :1;\r
+    IO_BYTE _NEWDAT24 :1;\r
+  }bit;\r
+ }NEWDT2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT25 :1;\r
+    IO_BYTE _NEWDAT26 :1;\r
+    IO_BYTE _NEWDAT27 :1;\r
+    IO_BYTE _NEWDAT28 :1;\r
+    IO_BYTE _NEWDAT29 :1;\r
+    IO_BYTE _NEWDAT30 :1;\r
+    IO_BYTE _NEWDAT31 :1;\r
+    IO_BYTE _NEWDAT32 :1;\r
+  }bit;\r
+ }NEWDT2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _INTPND1 :1;\r
+    IO_LWORD _INTPND2 :1;\r
+    IO_LWORD _INTPND3 :1;\r
+    IO_LWORD _INTPND4 :1;\r
+    IO_LWORD _INTPND5 :1;\r
+    IO_LWORD _INTPND6 :1;\r
+    IO_LWORD _INTPND7 :1;\r
+    IO_LWORD _INTPND8 :1;\r
+    IO_LWORD _INTPND9 :1;\r
+    IO_LWORD _INTPND10 :1;\r
+    IO_LWORD _INTPND11 :1;\r
+    IO_LWORD _INTPND12 :1;\r
+    IO_LWORD _INTPND13 :1;\r
+    IO_LWORD _INTPND14 :1;\r
+    IO_LWORD _INTPND15 :1;\r
+    IO_LWORD _INTPND16 :1;\r
+    IO_LWORD _INTPND17 :1;\r
+    IO_LWORD _INTPND18 :1;\r
+    IO_LWORD _INTPND19 :1;\r
+    IO_LWORD _INTPND20 :1;\r
+    IO_LWORD _INTPND21 :1;\r
+    IO_LWORD _INTPND22 :1;\r
+    IO_LWORD _INTPND23 :1;\r
+    IO_LWORD _INTPND24 :1;\r
+    IO_LWORD _INTPND25 :1;\r
+    IO_LWORD _INTPND26 :1;\r
+    IO_LWORD _INTPND27 :1;\r
+    IO_LWORD _INTPND28 :1;\r
+    IO_LWORD _INTPND29 :1;\r
+    IO_LWORD _INTPND30 :1;\r
+    IO_LWORD _INTPND31 :1;\r
+    IO_LWORD _INTPND32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _INTPND :32;\r
+  }bitc;\r
+ }INTPND1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTPND1 :1;\r
+    IO_WORD _INTPND2 :1;\r
+    IO_WORD _INTPND3 :1;\r
+    IO_WORD _INTPND4 :1;\r
+    IO_WORD _INTPND5 :1;\r
+    IO_WORD _INTPND6 :1;\r
+    IO_WORD _INTPND7 :1;\r
+    IO_WORD _INTPND8 :1;\r
+    IO_WORD _INTPND9 :1;\r
+    IO_WORD _INTPND10 :1;\r
+    IO_WORD _INTPND11 :1;\r
+    IO_WORD _INTPND12 :1;\r
+    IO_WORD _INTPND13 :1;\r
+    IO_WORD _INTPND14 :1;\r
+    IO_WORD _INTPND15 :1;\r
+    IO_WORD _INTPND16 :1;\r
+  }bit;\r
+ }INTPND11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND1 :1;\r
+    IO_BYTE _INTPND2 :1;\r
+    IO_BYTE _INTPND3 :1;\r
+    IO_BYTE _INTPND4 :1;\r
+    IO_BYTE _INTPND5 :1;\r
+    IO_BYTE _INTPND6 :1;\r
+    IO_BYTE _INTPND7 :1;\r
+    IO_BYTE _INTPND8 :1;\r
+  }bit;\r
+ }INTPND1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND9 :1;\r
+    IO_BYTE _INTPND10 :1;\r
+    IO_BYTE _INTPND11 :1;\r
+    IO_BYTE _INTPND12 :1;\r
+    IO_BYTE _INTPND13 :1;\r
+    IO_BYTE _INTPND14 :1;\r
+    IO_BYTE _INTPND15 :1;\r
+    IO_BYTE _INTPND16 :1;\r
+  }bit;\r
+ }INTPND1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTPND17 :1;\r
+    IO_WORD _INTPND18 :1;\r
+    IO_WORD _INTPND19 :1;\r
+    IO_WORD _INTPND20 :1;\r
+    IO_WORD _INTPND21 :1;\r
+    IO_WORD _INTPND22 :1;\r
+    IO_WORD _INTPND23 :1;\r
+    IO_WORD _INTPND24 :1;\r
+    IO_WORD _INTPND25 :1;\r
+    IO_WORD _INTPND26 :1;\r
+    IO_WORD _INTPND27 :1;\r
+    IO_WORD _INTPND28 :1;\r
+    IO_WORD _INTPND29 :1;\r
+    IO_WORD _INTPND30 :1;\r
+    IO_WORD _INTPND31 :1;\r
+    IO_WORD _INTPND32 :1;\r
+  }bit;\r
+ }INTPND21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND17 :1;\r
+    IO_BYTE _INTPND18 :1;\r
+    IO_BYTE _INTPND19 :1;\r
+    IO_BYTE _INTPND20 :1;\r
+    IO_BYTE _INTPND21 :1;\r
+    IO_BYTE _INTPND22 :1;\r
+    IO_BYTE _INTPND23 :1;\r
+    IO_BYTE _INTPND24 :1;\r
+  }bit;\r
+ }INTPND2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND25 :1;\r
+    IO_BYTE _INTPND26 :1;\r
+    IO_BYTE _INTPND27 :1;\r
+    IO_BYTE _INTPND28 :1;\r
+    IO_BYTE _INTPND29 :1;\r
+    IO_BYTE _INTPND30 :1;\r
+    IO_BYTE _INTPND31 :1;\r
+    IO_BYTE _INTPND32 :1;\r
+  }bit;\r
+ }INTPND2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSGVAL1 :1;\r
+    IO_LWORD _MSGVAL2 :1;\r
+    IO_LWORD _MSGVAL3 :1;\r
+    IO_LWORD _MSGVAL4 :1;\r
+    IO_LWORD _MSGVAL5 :1;\r
+    IO_LWORD _MSGVAL6 :1;\r
+    IO_LWORD _MSGVAL7 :1;\r
+    IO_LWORD _MSGVAL8 :1;\r
+    IO_LWORD _MSGVAL9 :1;\r
+    IO_LWORD _MSGVAL10 :1;\r
+    IO_LWORD _MSGVAL11 :1;\r
+    IO_LWORD _MSGVAL12 :1;\r
+    IO_LWORD _MSGVAL13 :1;\r
+    IO_LWORD _MSGVAL14 :1;\r
+    IO_LWORD _MSGVAL15 :1;\r
+    IO_LWORD _MSGVAL16 :1;\r
+    IO_LWORD _MSGVAL17 :1;\r
+    IO_LWORD _MSGVAL18 :1;\r
+    IO_LWORD _MSGVAL19 :1;\r
+    IO_LWORD _MSGVAL20 :1;\r
+    IO_LWORD _MSGVAL21 :1;\r
+    IO_LWORD _MSGVAL22 :1;\r
+    IO_LWORD _MSGVAL23 :1;\r
+    IO_LWORD _MSGVAL24 :1;\r
+    IO_LWORD _MSGVAL25 :1;\r
+    IO_LWORD _MSGVAL26 :1;\r
+    IO_LWORD _MSGVAL27 :1;\r
+    IO_LWORD _MSGVAL28 :1;\r
+    IO_LWORD _MSGVAL29 :1;\r
+    IO_LWORD _MSGVAL30 :1;\r
+    IO_LWORD _MSGVAL31 :1;\r
+    IO_LWORD _MSGVAL32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSGVAL :32;\r
+  }bitc;\r
+ }MSGVAL1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGVAL1 :1;\r
+    IO_WORD _MSGVAL2 :1;\r
+    IO_WORD _MSGVAL3 :1;\r
+    IO_WORD _MSGVAL4 :1;\r
+    IO_WORD _MSGVAL5 :1;\r
+    IO_WORD _MSGVAL6 :1;\r
+    IO_WORD _MSGVAL7 :1;\r
+    IO_WORD _MSGVAL8 :1;\r
+    IO_WORD _MSGVAL9 :1;\r
+    IO_WORD _MSGVAL10 :1;\r
+    IO_WORD _MSGVAL11 :1;\r
+    IO_WORD _MSGVAL12 :1;\r
+    IO_WORD _MSGVAL13 :1;\r
+    IO_WORD _MSGVAL14 :1;\r
+    IO_WORD _MSGVAL15 :1;\r
+    IO_WORD _MSGVAL16 :1;\r
+  }bit;\r
+ }MSGVAL11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL1 :1;\r
+    IO_BYTE _MSGVAL2 :1;\r
+    IO_BYTE _MSGVAL3 :1;\r
+    IO_BYTE _MSGVAL4 :1;\r
+    IO_BYTE _MSGVAL5 :1;\r
+    IO_BYTE _MSGVAL6 :1;\r
+    IO_BYTE _MSGVAL7 :1;\r
+    IO_BYTE _MSGVAL8 :1;\r
+  }bit;\r
+ }MSGVAL1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL9 :1;\r
+    IO_BYTE _MSGVAL10 :1;\r
+    IO_BYTE _MSGVAL11 :1;\r
+    IO_BYTE _MSGVAL12 :1;\r
+    IO_BYTE _MSGVAL13 :1;\r
+    IO_BYTE _MSGVAL14 :1;\r
+    IO_BYTE _MSGVAL15 :1;\r
+    IO_BYTE _MSGVAL16 :1;\r
+  }bit;\r
+ }MSGVAL1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGVAL17 :1;\r
+    IO_WORD _MSGVAL18 :1;\r
+    IO_WORD _MSGVAL19 :1;\r
+    IO_WORD _MSGVAL20 :1;\r
+    IO_WORD _MSGVAL21 :1;\r
+    IO_WORD _MSGVAL22 :1;\r
+    IO_WORD _MSGVAL23 :1;\r
+    IO_WORD _MSGVAL24 :1;\r
+    IO_WORD _MSGVAL25 :1;\r
+    IO_WORD _MSGVAL26 :1;\r
+    IO_WORD _MSGVAL27 :1;\r
+    IO_WORD _MSGVAL28 :1;\r
+    IO_WORD _MSGVAL29 :1;\r
+    IO_WORD _MSGVAL30 :1;\r
+    IO_WORD _MSGVAL31 :1;\r
+    IO_WORD _MSGVAL32 :1;\r
+  }bit;\r
+ }MSGVAL21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL17 :1;\r
+    IO_BYTE _MSGVAL18 :1;\r
+    IO_BYTE _MSGVAL19 :1;\r
+    IO_BYTE _MSGVAL20 :1;\r
+    IO_BYTE _MSGVAL21 :1;\r
+    IO_BYTE _MSGVAL22 :1;\r
+    IO_BYTE _MSGVAL23 :1;\r
+    IO_BYTE _MSGVAL24 :1;\r
+  }bit;\r
+ }MSGVAL2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL25 :1;\r
+    IO_BYTE _MSGVAL26 :1;\r
+    IO_BYTE _MSGVAL27 :1;\r
+    IO_BYTE _MSGVAL28 :1;\r
+    IO_BYTE _MSGVAL29 :1;\r
+    IO_BYTE _MSGVAL30 :1;\r
+    IO_BYTE _MSGVAL31 :1;\r
+    IO_BYTE _MSGVAL32 :1;\r
+  }bit;\r
+ }MSGVAL2H1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }COER1STR;\r
+\r
+/* C-DECLARATIONS */\r
+\r
+__IO_EXTERN __io PDR00STR _pdr00;  \r
+#define PDR00 _pdr00.byte\r
+#define PDR00_P0 _pdr00.bit._P0\r
+#define PDR00_P1 _pdr00.bit._P1\r
+#define PDR00_P2 _pdr00.bit._P2\r
+#define PDR00_P3 _pdr00.bit._P3\r
+#define PDR00_P4 _pdr00.bit._P4\r
+#define PDR00_P5 _pdr00.bit._P5\r
+#define PDR00_P6 _pdr00.bit._P6\r
+#define PDR00_P7 _pdr00.bit._P7\r
+__IO_EXTERN __io PDR01STR _pdr01;  \r
+#define PDR01 _pdr01.byte\r
+#define PDR01_P0 _pdr01.bit._P0\r
+#define PDR01_P1 _pdr01.bit._P1\r
+#define PDR01_P2 _pdr01.bit._P2\r
+#define PDR01_P3 _pdr01.bit._P3\r
+#define PDR01_P4 _pdr01.bit._P4\r
+#define PDR01_P5 _pdr01.bit._P5\r
+#define PDR01_P6 _pdr01.bit._P6\r
+#define PDR01_P7 _pdr01.bit._P7\r
+__IO_EXTERN __io PDR02STR _pdr02;  \r
+#define PDR02 _pdr02.byte\r
+#define PDR02_P0 _pdr02.bit._P0\r
+#define PDR02_P1 _pdr02.bit._P1\r
+#define PDR02_P2 _pdr02.bit._P2\r
+#define PDR02_P3 _pdr02.bit._P3\r
+#define PDR02_P4 _pdr02.bit._P4\r
+#define PDR02_P5 _pdr02.bit._P5\r
+#define PDR02_P6 _pdr02.bit._P6\r
+#define PDR02_P7 _pdr02.bit._P7\r
+__IO_EXTERN __io PDR03STR _pdr03;  \r
+#define PDR03 _pdr03.byte\r
+#define PDR03_P0 _pdr03.bit._P0\r
+#define PDR03_P1 _pdr03.bit._P1\r
+#define PDR03_P2 _pdr03.bit._P2\r
+#define PDR03_P3 _pdr03.bit._P3\r
+#define PDR03_P4 _pdr03.bit._P4\r
+#define PDR03_P5 _pdr03.bit._P5\r
+#define PDR03_P6 _pdr03.bit._P6\r
+#define PDR03_P7 _pdr03.bit._P7\r
+__IO_EXTERN __io PDR04STR _pdr04;  \r
+#define PDR04 _pdr04.byte\r
+#define PDR04_P0 _pdr04.bit._P0\r
+#define PDR04_P1 _pdr04.bit._P1\r
+#define PDR04_P2 _pdr04.bit._P2\r
+#define PDR04_P3 _pdr04.bit._P3\r
+#define PDR04_P4 _pdr04.bit._P4\r
+#define PDR04_P5 _pdr04.bit._P5\r
+#define PDR04_P6 _pdr04.bit._P6\r
+#define PDR04_P7 _pdr04.bit._P7\r
+__IO_EXTERN __io PDR05STR _pdr05;  \r
+#define PDR05 _pdr05.byte\r
+#define PDR05_P0 _pdr05.bit._P0\r
+#define PDR05_P1 _pdr05.bit._P1\r
+#define PDR05_P2 _pdr05.bit._P2\r
+#define PDR05_P3 _pdr05.bit._P3\r
+#define PDR05_P4 _pdr05.bit._P4\r
+#define PDR05_P5 _pdr05.bit._P5\r
+#define PDR05_P6 _pdr05.bit._P6\r
+#define PDR05_P7 _pdr05.bit._P7\r
+__IO_EXTERN __io PDR06STR _pdr06;  \r
+#define PDR06 _pdr06.byte\r
+#define PDR06_P0 _pdr06.bit._P0\r
+#define PDR06_P1 _pdr06.bit._P1\r
+#define PDR06_P2 _pdr06.bit._P2\r
+#define PDR06_P3 _pdr06.bit._P3\r
+#define PDR06_P4 _pdr06.bit._P4\r
+#define PDR06_P5 _pdr06.bit._P5\r
+#define PDR06_P6 _pdr06.bit._P6\r
+#define PDR06_P7 _pdr06.bit._P7\r
+__IO_EXTERN __io PDR07STR _pdr07;  \r
+#define PDR07 _pdr07.byte\r
+#define PDR07_P0 _pdr07.bit._P0\r
+#define PDR07_P1 _pdr07.bit._P1\r
+#define PDR07_P2 _pdr07.bit._P2\r
+#define PDR07_P3 _pdr07.bit._P3\r
+#define PDR07_P4 _pdr07.bit._P4\r
+#define PDR07_P5 _pdr07.bit._P5\r
+#define PDR07_P6 _pdr07.bit._P6\r
+#define PDR07_P7 _pdr07.bit._P7\r
+__IO_EXTERN __io PDR08STR _pdr08;  \r
+#define PDR08 _pdr08.byte\r
+#define PDR08_P0 _pdr08.bit._P0\r
+#define PDR08_P1 _pdr08.bit._P1\r
+#define PDR08_P2 _pdr08.bit._P2\r
+#define PDR08_P3 _pdr08.bit._P3\r
+#define PDR08_P4 _pdr08.bit._P4\r
+#define PDR08_P5 _pdr08.bit._P5\r
+#define PDR08_P6 _pdr08.bit._P6\r
+#define PDR08_P7 _pdr08.bit._P7\r
+__IO_EXTERN __io PDR09STR _pdr09;  \r
+#define PDR09 _pdr09.byte\r
+#define PDR09_P0 _pdr09.bit._P0\r
+#define PDR09_P1 _pdr09.bit._P1\r
+#define PDR09_P2 _pdr09.bit._P2\r
+#define PDR09_P3 _pdr09.bit._P3\r
+#define PDR09_P4 _pdr09.bit._P4\r
+#define PDR09_P5 _pdr09.bit._P5\r
+#define PDR09_P6 _pdr09.bit._P6\r
+#define PDR09_P7 _pdr09.bit._P7\r
+__IO_EXTERN __io PDR10STR _pdr10;  \r
+#define PDR10 _pdr10.byte\r
+#define PDR10_P0 _pdr10.bit._P0\r
+#define PDR10_P1 _pdr10.bit._P1\r
+__IO_EXTERN __io ADCSSTR _adcs;  \r
+#define ADCS _adcs.word\r
+#define ADCS_resv _adcs.bit._resv\r
+#define ADCS_S10 _adcs.bit._S10\r
+#define ADCS_MD0 _adcs.bit._MD0\r
+#define ADCS_MD1 _adcs.bit._MD1\r
+#define ADCS_STRT _adcs.bit._STRT\r
+#define ADCS_STS0 _adcs.bit._STS0\r
+#define ADCS_STS1 _adcs.bit._STS1\r
+#define ADCS_PAUS _adcs.bit._PAUS\r
+#define ADCS_INTE _adcs.bit._INTE\r
+#define ADCS_INT _adcs.bit._INT\r
+#define ADCS_BUSY _adcs.bit._BUSY\r
+#define ADCS_MD _adcs.bitc._MD\r
+#define ADCS_STS _adcs.bitc._STS\r
+__IO_EXTERN __io ADCSLSTR _adcsl;  \r
+#define ADCSL _adcsl.byte\r
+#define ADCSL_resv _adcsl.bit._resv\r
+#define ADCSL_S10 _adcsl.bit._S10\r
+#define ADCSL_MD0 _adcsl.bit._MD0\r
+#define ADCSL_MD1 _adcsl.bit._MD1\r
+#define ADCSL_MD _adcsl.bitc._MD\r
+__IO_EXTERN __io ADCSHSTR _adcsh;  \r
+#define ADCSH _adcsh.byte\r
+#define ADCSH_STRT _adcsh.bit._STRT\r
+#define ADCSH_STS0 _adcsh.bit._STS0\r
+#define ADCSH_STS1 _adcsh.bit._STS1\r
+#define ADCSH_PAUS _adcsh.bit._PAUS\r
+#define ADCSH_INTE _adcsh.bit._INTE\r
+#define ADCSH_INT _adcsh.bit._INT\r
+#define ADCSH_BUSY _adcsh.bit._BUSY\r
+#define ADCSH_STS _adcsh.bitc._STS\r
+__IO_EXTERN __io ADCRSTR _adcr;  \r
+#define ADCR _adcr.word\r
+#define ADCR_D0 _adcr.bit._D0\r
+#define ADCR_D1 _adcr.bit._D1\r
+#define ADCR_D2 _adcr.bit._D2\r
+#define ADCR_D3 _adcr.bit._D3\r
+#define ADCR_D4 _adcr.bit._D4\r
+#define ADCR_D5 _adcr.bit._D5\r
+#define ADCR_D6 _adcr.bit._D6\r
+#define ADCR_D7 _adcr.bit._D7\r
+#define ADCR_D8 _adcr.bit._D8\r
+#define ADCR_D9 _adcr.bit._D9\r
+#define ADCR_D _adcr.bitc._D\r
+__IO_EXTERN __io ADCRLSTR _adcrl;  \r
+#define ADCRL _adcrl.byte\r
+#define ADCRL_D0 _adcrl.bit._D0\r
+#define ADCRL_D1 _adcrl.bit._D1\r
+#define ADCRL_D2 _adcrl.bit._D2\r
+#define ADCRL_D3 _adcrl.bit._D3\r
+#define ADCRL_D4 _adcrl.bit._D4\r
+#define ADCRL_D5 _adcrl.bit._D5\r
+#define ADCRL_D6 _adcrl.bit._D6\r
+#define ADCRL_D7 _adcrl.bit._D7\r
+__IO_EXTERN __io ADCRHSTR _adcrh;  \r
+#define ADCRH _adcrh.byte\r
+#define ADCRH_D8 _adcrh.bit._D8\r
+#define ADCRH_D9 _adcrh.bit._D9\r
+__IO_EXTERN __io ADSRSTR _adsr;  \r
+#define ADSR _adsr.word\r
+#define ADSR_ANE0 _adsr.bit._ANE0\r
+#define ADSR_ANE1 _adsr.bit._ANE1\r
+#define ADSR_ANE2 _adsr.bit._ANE2\r
+#define ADSR_ANE3 _adsr.bit._ANE3\r
+#define ADSR_ANE4 _adsr.bit._ANE4\r
+#define ADSR_ANS0 _adsr.bit._ANS0\r
+#define ADSR_ANS1 _adsr.bit._ANS1\r
+#define ADSR_ANS2 _adsr.bit._ANS2\r
+#define ADSR_ANS3 _adsr.bit._ANS3\r
+#define ADSR_ANS4 _adsr.bit._ANS4\r
+#define ADSR_CT0 _adsr.bit._CT0\r
+#define ADSR_CT1 _adsr.bit._CT1\r
+#define ADSR_CT2 _adsr.bit._CT2\r
+#define ADSR_ST0 _adsr.bit._ST0\r
+#define ADSR_ST1 _adsr.bit._ST1\r
+#define ADSR_ST2 _adsr.bit._ST2\r
+__IO_EXTERN __io ADECRSTR _adecr;  \r
+#define ADECR _adecr.byte\r
+#define ADECR_ADSEL _adecr.bit._ADSEL\r
+#define ADECR_HSEL _adecr.bit._HSEL\r
+#define ADECR_LSEL _adecr.bit._LSEL\r
+__IO_EXTERN __io TCDT0STR _tcdt0;  \r
+#define TCDT0 _tcdt0.word\r
+#define TCDT0_T0 _tcdt0.bit._T0\r
+#define TCDT0_T1 _tcdt0.bit._T1\r
+#define TCDT0_T2 _tcdt0.bit._T2\r
+#define TCDT0_T3 _tcdt0.bit._T3\r
+#define TCDT0_T4 _tcdt0.bit._T4\r
+#define TCDT0_T5 _tcdt0.bit._T5\r
+#define TCDT0_T6 _tcdt0.bit._T6\r
+#define TCDT0_T7 _tcdt0.bit._T7\r
+#define TCDT0_T8 _tcdt0.bit._T8\r
+#define TCDT0_T9 _tcdt0.bit._T9\r
+#define TCDT0_T10 _tcdt0.bit._T10\r
+#define TCDT0_T11 _tcdt0.bit._T11\r
+#define TCDT0_T12 _tcdt0.bit._T12\r
+#define TCDT0_T13 _tcdt0.bit._T13\r
+#define TCDT0_T14 _tcdt0.bit._T14\r
+#define TCDT0_T15 _tcdt0.bit._T15\r
+#define TCDT0_T _tcdt0.bitc._T\r
+__IO_EXTERN __io TCCS0STR _tccs0;  \r
+#define TCCS0 _tccs0.word\r
+#define TCCS0_CLK0 _tccs0.bit._CLK0\r
+#define TCCS0_CLK1 _tccs0.bit._CLK1\r
+#define TCCS0_CLK2 _tccs0.bit._CLK2\r
+#define TCCS0_CLR _tccs0.bit._CLR\r
+#define TCCS0_MODE _tccs0.bit._MODE\r
+#define TCCS0_STOP _tccs0.bit._STOP\r
+#define TCCS0_IVFE _tccs0.bit._IVFE\r
+#define TCCS0_IVF _tccs0.bit._IVF\r
+#define TCCS0_FSEL _tccs0.bit._FSEL\r
+#define TCCS0_ECKE _tccs0.bit._ECKE\r
+#define TCCS0_CLK _tccs0.bitc._CLK\r
+__IO_EXTERN __io TCCSL0STR _tccsl0;  \r
+#define TCCSL0 _tccsl0.byte\r
+#define TCCSL0_CLK0 _tccsl0.bit._CLK0\r
+#define TCCSL0_CLK1 _tccsl0.bit._CLK1\r
+#define TCCSL0_CLK2 _tccsl0.bit._CLK2\r
+#define TCCSL0_CLR _tccsl0.bit._CLR\r
+#define TCCSL0_MODE _tccsl0.bit._MODE\r
+#define TCCSL0_STOP _tccsl0.bit._STOP\r
+#define TCCSL0_IVFE _tccsl0.bit._IVFE\r
+#define TCCSL0_IVF _tccsl0.bit._IVF\r
+#define TCCSL0_CLK _tccsl0.bitc._CLK\r
+__IO_EXTERN __io TCCSH0STR _tccsh0;  \r
+#define TCCSH0 _tccsh0.byte\r
+#define TCCSH0_FSEL _tccsh0.bit._FSEL\r
+#define TCCSH0_ECKE _tccsh0.bit._ECKE\r
+__IO_EXTERN __io TCDT1STR _tcdt1;  \r
+#define TCDT1 _tcdt1.word\r
+#define TCDT1_T0 _tcdt1.bit._T0\r
+#define TCDT1_T1 _tcdt1.bit._T1\r
+#define TCDT1_T2 _tcdt1.bit._T2\r
+#define TCDT1_T3 _tcdt1.bit._T3\r
+#define TCDT1_T4 _tcdt1.bit._T4\r
+#define TCDT1_T5 _tcdt1.bit._T5\r
+#define TCDT1_T6 _tcdt1.bit._T6\r
+#define TCDT1_T7 _tcdt1.bit._T7\r
+#define TCDT1_T8 _tcdt1.bit._T8\r
+#define TCDT1_T9 _tcdt1.bit._T9\r
+#define TCDT1_T10 _tcdt1.bit._T10\r
+#define TCDT1_T11 _tcdt1.bit._T11\r
+#define TCDT1_T12 _tcdt1.bit._T12\r
+#define TCDT1_T13 _tcdt1.bit._T13\r
+#define TCDT1_T14 _tcdt1.bit._T14\r
+#define TCDT1_T15 _tcdt1.bit._T15\r
+#define TCDT1_T _tcdt1.bitc._T\r
+__IO_EXTERN __io TCCS1STR _tccs1;  \r
+#define TCCS1 _tccs1.word\r
+#define TCCS1_CLK0 _tccs1.bit._CLK0\r
+#define TCCS1_CLK1 _tccs1.bit._CLK1\r
+#define TCCS1_CLK2 _tccs1.bit._CLK2\r
+#define TCCS1_CLR _tccs1.bit._CLR\r
+#define TCCS1_MODE _tccs1.bit._MODE\r
+#define TCCS1_STOP _tccs1.bit._STOP\r
+#define TCCS1_IVFE _tccs1.bit._IVFE\r
+#define TCCS1_IVF _tccs1.bit._IVF\r
+#define TCCS1_FSEL _tccs1.bit._FSEL\r
+#define TCCS1_ECKE _tccs1.bit._ECKE\r
+#define TCCS1_CLK _tccs1.bitc._CLK\r
+__IO_EXTERN __io TCCSL1STR _tccsl1;  \r
+#define TCCSL1 _tccsl1.byte\r
+#define TCCSL1_CLK0 _tccsl1.bit._CLK0\r
+#define TCCSL1_CLK1 _tccsl1.bit._CLK1\r
+#define TCCSL1_CLK2 _tccsl1.bit._CLK2\r
+#define TCCSL1_CLR _tccsl1.bit._CLR\r
+#define TCCSL1_MODE _tccsl1.bit._MODE\r
+#define TCCSL1_STOP _tccsl1.bit._STOP\r
+#define TCCSL1_IVFE _tccsl1.bit._IVFE\r
+#define TCCSL1_IVF _tccsl1.bit._IVF\r
+#define TCCSL1_CLK _tccsl1.bitc._CLK\r
+__IO_EXTERN __io TCCSH1STR _tccsh1;  \r
+#define TCCSH1 _tccsh1.byte\r
+#define TCCSH1_FSEL _tccsh1.bit._FSEL\r
+#define TCCSH1_ECKE _tccsh1.bit._ECKE\r
+__IO_EXTERN __io OCS0STR _ocs0;  \r
+#define OCS0 _ocs0.byte\r
+#define OCS0_CST0 _ocs0.bit._CST0\r
+#define OCS0_CST1 _ocs0.bit._CST1\r
+#define OCS0_ICE0 _ocs0.bit._ICE0\r
+#define OCS0_ICE1 _ocs0.bit._ICE1\r
+#define OCS0_ICP0 _ocs0.bit._ICP0\r
+#define OCS0_ICP1 _ocs0.bit._ICP1\r
+__IO_EXTERN __io OCS1STR _ocs1;  \r
+#define OCS1 _ocs1.byte\r
+#define OCS1_OTD0 _ocs1.bit._OTD0\r
+#define OCS1_OTD1 _ocs1.bit._OTD1\r
+#define OCS1_OTE0 _ocs1.bit._OTE0\r
+#define OCS1_OTE1 _ocs1.bit._OTE1\r
+#define OCS1_CMOD0 _ocs1.bit._CMOD0\r
+#define OCS1_CMOD1 _ocs1.bit._CMOD1\r
+__IO_EXTERN __io OCCP0STR _occp0;  \r
+#define OCCP0 _occp0.word\r
+#define OCCP0_C00 _occp0.bit._C00\r
+#define OCCP0_C01 _occp0.bit._C01\r
+#define OCCP0_C02 _occp0.bit._C02\r
+#define OCCP0_C03 _occp0.bit._C03\r
+#define OCCP0_C04 _occp0.bit._C04\r
+#define OCCP0_C05 _occp0.bit._C05\r
+#define OCCP0_C06 _occp0.bit._C06\r
+#define OCCP0_C07 _occp0.bit._C07\r
+#define OCCP0_C08 _occp0.bit._C08\r
+#define OCCP0_C09 _occp0.bit._C09\r
+#define OCCP0_C10 _occp0.bit._C10\r
+#define OCCP0_C11 _occp0.bit._C11\r
+#define OCCP0_C12 _occp0.bit._C12\r
+#define OCCP0_C13 _occp0.bit._C13\r
+#define OCCP0_C14 _occp0.bit._C14\r
+#define OCCP0_C15 _occp0.bit._C15\r
+#define OCCP0_C0 _occp0.bitc._C0\r
+__IO_EXTERN __io OCCP1STR _occp1;  \r
+#define OCCP1 _occp1.word\r
+#define OCCP1_C00 _occp1.bit._C00\r
+#define OCCP1_C01 _occp1.bit._C01\r
+#define OCCP1_C02 _occp1.bit._C02\r
+#define OCCP1_C03 _occp1.bit._C03\r
+#define OCCP1_C04 _occp1.bit._C04\r
+#define OCCP1_C05 _occp1.bit._C05\r
+#define OCCP1_C06 _occp1.bit._C06\r
+#define OCCP1_C07 _occp1.bit._C07\r
+#define OCCP1_C08 _occp1.bit._C08\r
+#define OCCP1_C09 _occp1.bit._C09\r
+#define OCCP1_C10 _occp1.bit._C10\r
+#define OCCP1_C11 _occp1.bit._C11\r
+#define OCCP1_C12 _occp1.bit._C12\r
+#define OCCP1_C13 _occp1.bit._C13\r
+#define OCCP1_C14 _occp1.bit._C14\r
+#define OCCP1_C15 _occp1.bit._C15\r
+#define OCCP1_C0 _occp1.bitc._C0\r
+__IO_EXTERN __io OCS2STR _ocs2;  \r
+#define OCS2 _ocs2.byte\r
+#define OCS2_CST2 _ocs2.bit._CST2\r
+#define OCS2_CST3 _ocs2.bit._CST3\r
+#define OCS2_ICE2 _ocs2.bit._ICE2\r
+#define OCS2_ICE3 _ocs2.bit._ICE3\r
+#define OCS2_ICP2 _ocs2.bit._ICP2\r
+#define OCS2_ICP3 _ocs2.bit._ICP3\r
+__IO_EXTERN __io OCS3STR _ocs3;  \r
+#define OCS3 _ocs3.byte\r
+#define OCS3_OTD2 _ocs3.bit._OTD2\r
+#define OCS3_OTD3 _ocs3.bit._OTD3\r
+#define OCS3_OTE2 _ocs3.bit._OTE2\r
+#define OCS3_OTE3 _ocs3.bit._OTE3\r
+#define OCS3_CMOD0 _ocs3.bit._CMOD0\r
+#define OCS3_CMOD1 _ocs3.bit._CMOD1\r
+__IO_EXTERN __io OCCP2STR _occp2;  \r
+#define OCCP2 _occp2.word\r
+#define OCCP2_C00 _occp2.bit._C00\r
+#define OCCP2_C01 _occp2.bit._C01\r
+#define OCCP2_C02 _occp2.bit._C02\r
+#define OCCP2_C03 _occp2.bit._C03\r
+#define OCCP2_C04 _occp2.bit._C04\r
+#define OCCP2_C05 _occp2.bit._C05\r
+#define OCCP2_C06 _occp2.bit._C06\r
+#define OCCP2_C07 _occp2.bit._C07\r
+#define OCCP2_C08 _occp2.bit._C08\r
+#define OCCP2_C09 _occp2.bit._C09\r
+#define OCCP2_C10 _occp2.bit._C10\r
+#define OCCP2_C11 _occp2.bit._C11\r
+#define OCCP2_C12 _occp2.bit._C12\r
+#define OCCP2_C13 _occp2.bit._C13\r
+#define OCCP2_C14 _occp2.bit._C14\r
+#define OCCP2_C15 _occp2.bit._C15\r
+#define OCCP2_C0 _occp2.bitc._C0\r
+__IO_EXTERN __io OCCP3STR _occp3;  \r
+#define OCCP3 _occp3.word\r
+#define OCCP3_C00 _occp3.bit._C00\r
+#define OCCP3_C01 _occp3.bit._C01\r
+#define OCCP3_C02 _occp3.bit._C02\r
+#define OCCP3_C03 _occp3.bit._C03\r
+#define OCCP3_C04 _occp3.bit._C04\r
+#define OCCP3_C05 _occp3.bit._C05\r
+#define OCCP3_C06 _occp3.bit._C06\r
+#define OCCP3_C07 _occp3.bit._C07\r
+#define OCCP3_C08 _occp3.bit._C08\r
+#define OCCP3_C09 _occp3.bit._C09\r
+#define OCCP3_C10 _occp3.bit._C10\r
+#define OCCP3_C11 _occp3.bit._C11\r
+#define OCCP3_C12 _occp3.bit._C12\r
+#define OCCP3_C13 _occp3.bit._C13\r
+#define OCCP3_C14 _occp3.bit._C14\r
+#define OCCP3_C15 _occp3.bit._C15\r
+#define OCCP3_C0 _occp3.bitc._C0\r
+__IO_EXTERN __io OCS4STR _ocs4;  \r
+#define OCS4 _ocs4.byte\r
+#define OCS4_CST4 _ocs4.bit._CST4\r
+#define OCS4_CST5 _ocs4.bit._CST5\r
+#define OCS4_ICE4 _ocs4.bit._ICE4\r
+#define OCS4_ICE5 _ocs4.bit._ICE5\r
+#define OCS4_ICP4 _ocs4.bit._ICP4\r
+#define OCS4_ICP5 _ocs4.bit._ICP5\r
+__IO_EXTERN __io OCS5STR _ocs5;  \r
+#define OCS5 _ocs5.byte\r
+#define OCS5_OTD4 _ocs5.bit._OTD4\r
+#define OCS5_OTD5 _ocs5.bit._OTD5\r
+#define OCS5_OTE4 _ocs5.bit._OTE4\r
+#define OCS5_OTE5 _ocs5.bit._OTE5\r
+#define OCS5_CMOD0 _ocs5.bit._CMOD0\r
+#define OCS5_CMOD1 _ocs5.bit._CMOD1\r
+__IO_EXTERN __io OCCP4STR _occp4;  \r
+#define OCCP4 _occp4.word\r
+#define OCCP4_C00 _occp4.bit._C00\r
+#define OCCP4_C01 _occp4.bit._C01\r
+#define OCCP4_C02 _occp4.bit._C02\r
+#define OCCP4_C03 _occp4.bit._C03\r
+#define OCCP4_C04 _occp4.bit._C04\r
+#define OCCP4_C05 _occp4.bit._C05\r
+#define OCCP4_C06 _occp4.bit._C06\r
+#define OCCP4_C07 _occp4.bit._C07\r
+#define OCCP4_C08 _occp4.bit._C08\r
+#define OCCP4_C09 _occp4.bit._C09\r
+#define OCCP4_C10 _occp4.bit._C10\r
+#define OCCP4_C11 _occp4.bit._C11\r
+#define OCCP4_C12 _occp4.bit._C12\r
+#define OCCP4_C13 _occp4.bit._C13\r
+#define OCCP4_C14 _occp4.bit._C14\r
+#define OCCP4_C15 _occp4.bit._C15\r
+#define OCCP4_C0 _occp4.bitc._C0\r
+__IO_EXTERN __io OCCP5STR _occp5;  \r
+#define OCCP5 _occp5.word\r
+#define OCCP5_C00 _occp5.bit._C00\r
+#define OCCP5_C01 _occp5.bit._C01\r
+#define OCCP5_C02 _occp5.bit._C02\r
+#define OCCP5_C03 _occp5.bit._C03\r
+#define OCCP5_C04 _occp5.bit._C04\r
+#define OCCP5_C05 _occp5.bit._C05\r
+#define OCCP5_C06 _occp5.bit._C06\r
+#define OCCP5_C07 _occp5.bit._C07\r
+#define OCCP5_C08 _occp5.bit._C08\r
+#define OCCP5_C09 _occp5.bit._C09\r
+#define OCCP5_C10 _occp5.bit._C10\r
+#define OCCP5_C11 _occp5.bit._C11\r
+#define OCCP5_C12 _occp5.bit._C12\r
+#define OCCP5_C13 _occp5.bit._C13\r
+#define OCCP5_C14 _occp5.bit._C14\r
+#define OCCP5_C15 _occp5.bit._C15\r
+#define OCCP5_C0 _occp5.bitc._C0\r
+__IO_EXTERN __io OCS6STR _ocs6;  \r
+#define OCS6 _ocs6.byte\r
+#define OCS6_CST6 _ocs6.bit._CST6\r
+#define OCS6_CST7 _ocs6.bit._CST7\r
+#define OCS6_ICE6 _ocs6.bit._ICE6\r
+#define OCS6_ICE7 _ocs6.bit._ICE7\r
+#define OCS6_ICP6 _ocs6.bit._ICP6\r
+#define OCS6_ICP7 _ocs6.bit._ICP7\r
+__IO_EXTERN __io OCS7STR _ocs7;  \r
+#define OCS7 _ocs7.byte\r
+#define OCS7_OTD6 _ocs7.bit._OTD6\r
+#define OCS7_OTD7 _ocs7.bit._OTD7\r
+#define OCS7_OTE6 _ocs7.bit._OTE6\r
+#define OCS7_OTE7 _ocs7.bit._OTE7\r
+#define OCS7_CMOD0 _ocs7.bit._CMOD0\r
+#define OCS7_CMOD1 _ocs7.bit._CMOD1\r
+__IO_EXTERN __io OCCP6STR _occp6;  \r
+#define OCCP6 _occp6.word\r
+#define OCCP6_C00 _occp6.bit._C00\r
+#define OCCP6_C01 _occp6.bit._C01\r
+#define OCCP6_C02 _occp6.bit._C02\r
+#define OCCP6_C03 _occp6.bit._C03\r
+#define OCCP6_C04 _occp6.bit._C04\r
+#define OCCP6_C05 _occp6.bit._C05\r
+#define OCCP6_C06 _occp6.bit._C06\r
+#define OCCP6_C07 _occp6.bit._C07\r
+#define OCCP6_C08 _occp6.bit._C08\r
+#define OCCP6_C09 _occp6.bit._C09\r
+#define OCCP6_C10 _occp6.bit._C10\r
+#define OCCP6_C11 _occp6.bit._C11\r
+#define OCCP6_C12 _occp6.bit._C12\r
+#define OCCP6_C13 _occp6.bit._C13\r
+#define OCCP6_C14 _occp6.bit._C14\r
+#define OCCP6_C15 _occp6.bit._C15\r
+#define OCCP6_C0 _occp6.bitc._C0\r
+__IO_EXTERN __io OCCP7STR _occp7;  \r
+#define OCCP7 _occp7.word\r
+#define OCCP7_C00 _occp7.bit._C00\r
+#define OCCP7_C01 _occp7.bit._C01\r
+#define OCCP7_C02 _occp7.bit._C02\r
+#define OCCP7_C03 _occp7.bit._C03\r
+#define OCCP7_C04 _occp7.bit._C04\r
+#define OCCP7_C05 _occp7.bit._C05\r
+#define OCCP7_C06 _occp7.bit._C06\r
+#define OCCP7_C07 _occp7.bit._C07\r
+#define OCCP7_C08 _occp7.bit._C08\r
+#define OCCP7_C09 _occp7.bit._C09\r
+#define OCCP7_C10 _occp7.bit._C10\r
+#define OCCP7_C11 _occp7.bit._C11\r
+#define OCCP7_C12 _occp7.bit._C12\r
+#define OCCP7_C13 _occp7.bit._C13\r
+#define OCCP7_C14 _occp7.bit._C14\r
+#define OCCP7_C15 _occp7.bit._C15\r
+#define OCCP7_C0 _occp7.bitc._C0\r
+__IO_EXTERN __io ICS01STR _ics01;  \r
+#define ICS01 _ics01.byte\r
+#define ICS01_EG00 _ics01.bit._EG00\r
+#define ICS01_EG01 _ics01.bit._EG01\r
+#define ICS01_EG10 _ics01.bit._EG10\r
+#define ICS01_EG11 _ics01.bit._EG11\r
+#define ICS01_ICE0 _ics01.bit._ICE0\r
+#define ICS01_ICE1 _ics01.bit._ICE1\r
+#define ICS01_ICP0 _ics01.bit._ICP0\r
+#define ICS01_ICP1 _ics01.bit._ICP1\r
+#define ICS01_EG0 _ics01.bitc._EG0\r
+#define ICS01_EG1 _ics01.bitc._EG1\r
+__IO_EXTERN __io ICE01STR _ice01;  \r
+#define ICE01 _ice01.byte\r
+#define ICE01_IEI0 _ice01.bit._IEI0\r
+#define ICE01_IEI1 _ice01.bit._IEI1\r
+#define ICE01_ICUS0 _ice01.bit._ICUS0\r
+#define ICE01_ICUS1 _ice01.bit._ICUS1\r
+__IO_EXTERN __io IPCP0STR _ipcp0;  \r
+#define IPCP0 _ipcp0.word\r
+#define IPCP0_CP00 _ipcp0.bit._CP00\r
+#define IPCP0_CP01 _ipcp0.bit._CP01\r
+#define IPCP0_CP02 _ipcp0.bit._CP02\r
+#define IPCP0_CP03 _ipcp0.bit._CP03\r
+#define IPCP0_CP04 _ipcp0.bit._CP04\r
+#define IPCP0_CP05 _ipcp0.bit._CP05\r
+#define IPCP0_CP06 _ipcp0.bit._CP06\r
+#define IPCP0_CP07 _ipcp0.bit._CP07\r
+#define IPCP0_CP08 _ipcp0.bit._CP08\r
+#define IPCP0_CP09 _ipcp0.bit._CP09\r
+#define IPCP0_CP10 _ipcp0.bit._CP10\r
+#define IPCP0_CP11 _ipcp0.bit._CP11\r
+#define IPCP0_CP12 _ipcp0.bit._CP12\r
+#define IPCP0_CP13 _ipcp0.bit._CP13\r
+#define IPCP0_CP14 _ipcp0.bit._CP14\r
+#define IPCP0_CP15 _ipcp0.bit._CP15\r
+#define IPCP0_CP0 _ipcp0.bitc._CP0\r
+__IO_EXTERN __io IPCPL0STR _ipcpl0;  \r
+#define IPCPL0 _ipcpl0.byte\r
+#define IPCPL0_CP00 _ipcpl0.bit._CP00\r
+#define IPCPL0_CP01 _ipcpl0.bit._CP01\r
+#define IPCPL0_CP02 _ipcpl0.bit._CP02\r
+#define IPCPL0_CP03 _ipcpl0.bit._CP03\r
+#define IPCPL0_CP04 _ipcpl0.bit._CP04\r
+#define IPCPL0_CP05 _ipcpl0.bit._CP05\r
+#define IPCPL0_CP06 _ipcpl0.bit._CP06\r
+#define IPCPL0_CP07 _ipcpl0.bit._CP07\r
+__IO_EXTERN __io IPCPH0STR _ipcph0;  \r
+#define IPCPH0 _ipcph0.byte\r
+#define IPCPH0_CP08 _ipcph0.bit._CP08\r
+#define IPCPH0_CP09 _ipcph0.bit._CP09\r
+#define IPCPH0_CP10 _ipcph0.bit._CP10\r
+#define IPCPH0_CP11 _ipcph0.bit._CP11\r
+#define IPCPH0_CP12 _ipcph0.bit._CP12\r
+#define IPCPH0_CP13 _ipcph0.bit._CP13\r
+#define IPCPH0_CP14 _ipcph0.bit._CP14\r
+#define IPCPH0_CP15 _ipcph0.bit._CP15\r
+__IO_EXTERN __io IPCP1STR _ipcp1;  \r
+#define IPCP1 _ipcp1.word\r
+#define IPCP1_CP00 _ipcp1.bit._CP00\r
+#define IPCP1_CP01 _ipcp1.bit._CP01\r
+#define IPCP1_CP02 _ipcp1.bit._CP02\r
+#define IPCP1_CP03 _ipcp1.bit._CP03\r
+#define IPCP1_CP04 _ipcp1.bit._CP04\r
+#define IPCP1_CP05 _ipcp1.bit._CP05\r
+#define IPCP1_CP06 _ipcp1.bit._CP06\r
+#define IPCP1_CP07 _ipcp1.bit._CP07\r
+#define IPCP1_CP08 _ipcp1.bit._CP08\r
+#define IPCP1_CP09 _ipcp1.bit._CP09\r
+#define IPCP1_CP10 _ipcp1.bit._CP10\r
+#define IPCP1_CP11 _ipcp1.bit._CP11\r
+#define IPCP1_CP12 _ipcp1.bit._CP12\r
+#define IPCP1_CP13 _ipcp1.bit._CP13\r
+#define IPCP1_CP14 _ipcp1.bit._CP14\r
+#define IPCP1_CP15 _ipcp1.bit._CP15\r
+#define IPCP1_CP0 _ipcp1.bitc._CP0\r
+__IO_EXTERN __io IPCPL1STR _ipcpl1;  \r
+#define IPCPL1 _ipcpl1.byte\r
+#define IPCPL1_CP00 _ipcpl1.bit._CP00\r
+#define IPCPL1_CP01 _ipcpl1.bit._CP01\r
+#define IPCPL1_CP02 _ipcpl1.bit._CP02\r
+#define IPCPL1_CP03 _ipcpl1.bit._CP03\r
+#define IPCPL1_CP04 _ipcpl1.bit._CP04\r
+#define IPCPL1_CP05 _ipcpl1.bit._CP05\r
+#define IPCPL1_CP06 _ipcpl1.bit._CP06\r
+#define IPCPL1_CP07 _ipcpl1.bit._CP07\r
+__IO_EXTERN __io IPCPH1STR _ipcph1;  \r
+#define IPCPH1 _ipcph1.byte\r
+#define IPCPH1_CP08 _ipcph1.bit._CP08\r
+#define IPCPH1_CP09 _ipcph1.bit._CP09\r
+#define IPCPH1_CP10 _ipcph1.bit._CP10\r
+#define IPCPH1_CP11 _ipcph1.bit._CP11\r
+#define IPCPH1_CP12 _ipcph1.bit._CP12\r
+#define IPCPH1_CP13 _ipcph1.bit._CP13\r
+#define IPCPH1_CP14 _ipcph1.bit._CP14\r
+#define IPCPH1_CP15 _ipcph1.bit._CP15\r
+__IO_EXTERN __io ICS23STR _ics23;  \r
+#define ICS23 _ics23.byte\r
+#define ICS23_EG20 _ics23.bit._EG20\r
+#define ICS23_EG21 _ics23.bit._EG21\r
+#define ICS23_EG30 _ics23.bit._EG30\r
+#define ICS23_EG31 _ics23.bit._EG31\r
+#define ICS23_ICE2 _ics23.bit._ICE2\r
+#define ICS23_ICE3 _ics23.bit._ICE3\r
+#define ICS23_ICP2 _ics23.bit._ICP2\r
+#define ICS23_ICP3 _ics23.bit._ICP3\r
+#define ICS23_EG2 _ics23.bitc._EG2\r
+#define ICS23_EG3 _ics23.bitc._EG3\r
+__IO_EXTERN __io ICE23STR _ice23;  \r
+#define ICE23 _ice23.byte\r
+#define ICE23_IEI2 _ice23.bit._IEI2\r
+#define ICE23_IEI3 _ice23.bit._IEI3\r
+__IO_EXTERN __io IPCP2STR _ipcp2;  \r
+#define IPCP2 _ipcp2.word\r
+#define IPCP2_CP00 _ipcp2.bit._CP00\r
+#define IPCP2_CP01 _ipcp2.bit._CP01\r
+#define IPCP2_CP02 _ipcp2.bit._CP02\r
+#define IPCP2_CP03 _ipcp2.bit._CP03\r
+#define IPCP2_CP04 _ipcp2.bit._CP04\r
+#define IPCP2_CP05 _ipcp2.bit._CP05\r
+#define IPCP2_CP06 _ipcp2.bit._CP06\r
+#define IPCP2_CP07 _ipcp2.bit._CP07\r
+#define IPCP2_CP08 _ipcp2.bit._CP08\r
+#define IPCP2_CP09 _ipcp2.bit._CP09\r
+#define IPCP2_CP10 _ipcp2.bit._CP10\r
+#define IPCP2_CP11 _ipcp2.bit._CP11\r
+#define IPCP2_CP12 _ipcp2.bit._CP12\r
+#define IPCP2_CP13 _ipcp2.bit._CP13\r
+#define IPCP2_CP14 _ipcp2.bit._CP14\r
+#define IPCP2_CP15 _ipcp2.bit._CP15\r
+#define IPCP2_CP0 _ipcp2.bitc._CP0\r
+__IO_EXTERN __io IPCPL2STR _ipcpl2;  \r
+#define IPCPL2 _ipcpl2.byte\r
+#define IPCPL2_CP00 _ipcpl2.bit._CP00\r
+#define IPCPL2_CP01 _ipcpl2.bit._CP01\r
+#define IPCPL2_CP02 _ipcpl2.bit._CP02\r
+#define IPCPL2_CP03 _ipcpl2.bit._CP03\r
+#define IPCPL2_CP04 _ipcpl2.bit._CP04\r
+#define IPCPL2_CP05 _ipcpl2.bit._CP05\r
+#define IPCPL2_CP06 _ipcpl2.bit._CP06\r
+#define IPCPL2_CP07 _ipcpl2.bit._CP07\r
+__IO_EXTERN __io IPCPH2STR _ipcph2;  \r
+#define IPCPH2 _ipcph2.byte\r
+#define IPCPH2_CP08 _ipcph2.bit._CP08\r
+#define IPCPH2_CP09 _ipcph2.bit._CP09\r
+#define IPCPH2_CP10 _ipcph2.bit._CP10\r
+#define IPCPH2_CP11 _ipcph2.bit._CP11\r
+#define IPCPH2_CP12 _ipcph2.bit._CP12\r
+#define IPCPH2_CP13 _ipcph2.bit._CP13\r
+#define IPCPH2_CP14 _ipcph2.bit._CP14\r
+#define IPCPH2_CP15 _ipcph2.bit._CP15\r
+__IO_EXTERN __io IPCP3STR _ipcp3;  \r
+#define IPCP3 _ipcp3.word\r
+#define IPCP3_CP00 _ipcp3.bit._CP00\r
+#define IPCP3_CP01 _ipcp3.bit._CP01\r
+#define IPCP3_CP02 _ipcp3.bit._CP02\r
+#define IPCP3_CP03 _ipcp3.bit._CP03\r
+#define IPCP3_CP04 _ipcp3.bit._CP04\r
+#define IPCP3_CP05 _ipcp3.bit._CP05\r
+#define IPCP3_CP06 _ipcp3.bit._CP06\r
+#define IPCP3_CP07 _ipcp3.bit._CP07\r
+#define IPCP3_CP08 _ipcp3.bit._CP08\r
+#define IPCP3_CP09 _ipcp3.bit._CP09\r
+#define IPCP3_CP10 _ipcp3.bit._CP10\r
+#define IPCP3_CP11 _ipcp3.bit._CP11\r
+#define IPCP3_CP12 _ipcp3.bit._CP12\r
+#define IPCP3_CP13 _ipcp3.bit._CP13\r
+#define IPCP3_CP14 _ipcp3.bit._CP14\r
+#define IPCP3_CP15 _ipcp3.bit._CP15\r
+#define IPCP3_CP0 _ipcp3.bitc._CP0\r
+__IO_EXTERN __io IPCPL3STR _ipcpl3;  \r
+#define IPCPL3 _ipcpl3.byte\r
+#define IPCPL3_CP00 _ipcpl3.bit._CP00\r
+#define IPCPL3_CP01 _ipcpl3.bit._CP01\r
+#define IPCPL3_CP02 _ipcpl3.bit._CP02\r
+#define IPCPL3_CP03 _ipcpl3.bit._CP03\r
+#define IPCPL3_CP04 _ipcpl3.bit._CP04\r
+#define IPCPL3_CP05 _ipcpl3.bit._CP05\r
+#define IPCPL3_CP06 _ipcpl3.bit._CP06\r
+#define IPCPL3_CP07 _ipcpl3.bit._CP07\r
+__IO_EXTERN __io IPCPH3STR _ipcph3;  \r
+#define IPCPH3 _ipcph3.byte\r
+#define IPCPH3_CP08 _ipcph3.bit._CP08\r
+#define IPCPH3_CP09 _ipcph3.bit._CP09\r
+#define IPCPH3_CP10 _ipcph3.bit._CP10\r
+#define IPCPH3_CP11 _ipcph3.bit._CP11\r
+#define IPCPH3_CP12 _ipcph3.bit._CP12\r
+#define IPCPH3_CP13 _ipcph3.bit._CP13\r
+#define IPCPH3_CP14 _ipcph3.bit._CP14\r
+#define IPCPH3_CP15 _ipcph3.bit._CP15\r
+__IO_EXTERN __io ICS45STR _ics45;  \r
+#define ICS45 _ics45.byte\r
+#define ICS45_EG40 _ics45.bit._EG40\r
+#define ICS45_EG41 _ics45.bit._EG41\r
+#define ICS45_EG50 _ics45.bit._EG50\r
+#define ICS45_EG51 _ics45.bit._EG51\r
+#define ICS45_ICE4 _ics45.bit._ICE4\r
+#define ICS45_ICE5 _ics45.bit._ICE5\r
+#define ICS45_ICP4 _ics45.bit._ICP4\r
+#define ICS45_ICP5 _ics45.bit._ICP5\r
+#define ICS45_EG4 _ics45.bitc._EG4\r
+#define ICS45_EG5 _ics45.bitc._EG5\r
+__IO_EXTERN __io ICE45STR _ice45;  \r
+#define ICE45 _ice45.byte\r
+#define ICE45_IEI4 _ice45.bit._IEI4\r
+#define ICE45_IEI5 _ice45.bit._IEI5\r
+#define ICE45_ICUS4 _ice45.bit._ICUS4\r
+#define ICE45_ICUS5 _ice45.bit._ICUS5\r
+__IO_EXTERN __io IPCP4STR _ipcp4;  \r
+#define IPCP4 _ipcp4.word\r
+#define IPCP4_CP00 _ipcp4.bit._CP00\r
+#define IPCP4_CP01 _ipcp4.bit._CP01\r
+#define IPCP4_CP02 _ipcp4.bit._CP02\r
+#define IPCP4_CP03 _ipcp4.bit._CP03\r
+#define IPCP4_CP04 _ipcp4.bit._CP04\r
+#define IPCP4_CP05 _ipcp4.bit._CP05\r
+#define IPCP4_CP06 _ipcp4.bit._CP06\r
+#define IPCP4_CP07 _ipcp4.bit._CP07\r
+#define IPCP4_CP08 _ipcp4.bit._CP08\r
+#define IPCP4_CP09 _ipcp4.bit._CP09\r
+#define IPCP4_CP10 _ipcp4.bit._CP10\r
+#define IPCP4_CP11 _ipcp4.bit._CP11\r
+#define IPCP4_CP12 _ipcp4.bit._CP12\r
+#define IPCP4_CP13 _ipcp4.bit._CP13\r
+#define IPCP4_CP14 _ipcp4.bit._CP14\r
+#define IPCP4_CP15 _ipcp4.bit._CP15\r
+#define IPCP4_CP0 _ipcp4.bitc._CP0\r
+__IO_EXTERN __io IPCPL4STR _ipcpl4;  \r
+#define IPCPL4 _ipcpl4.byte\r
+#define IPCPL4_CP00 _ipcpl4.bit._CP00\r
+#define IPCPL4_CP01 _ipcpl4.bit._CP01\r
+#define IPCPL4_CP02 _ipcpl4.bit._CP02\r
+#define IPCPL4_CP03 _ipcpl4.bit._CP03\r
+#define IPCPL4_CP04 _ipcpl4.bit._CP04\r
+#define IPCPL4_CP05 _ipcpl4.bit._CP05\r
+#define IPCPL4_CP06 _ipcpl4.bit._CP06\r
+#define IPCPL4_CP07 _ipcpl4.bit._CP07\r
+__IO_EXTERN __io IPCPH4STR _ipcph4;  \r
+#define IPCPH4 _ipcph4.byte\r
+#define IPCPH4_CP08 _ipcph4.bit._CP08\r
+#define IPCPH4_CP09 _ipcph4.bit._CP09\r
+#define IPCPH4_CP10 _ipcph4.bit._CP10\r
+#define IPCPH4_CP11 _ipcph4.bit._CP11\r
+#define IPCPH4_CP12 _ipcph4.bit._CP12\r
+#define IPCPH4_CP13 _ipcph4.bit._CP13\r
+#define IPCPH4_CP14 _ipcph4.bit._CP14\r
+#define IPCPH4_CP15 _ipcph4.bit._CP15\r
+__IO_EXTERN __io IPCP5STR _ipcp5;  \r
+#define IPCP5 _ipcp5.word\r
+#define IPCP5_CP00 _ipcp5.bit._CP00\r
+#define IPCP5_CP01 _ipcp5.bit._CP01\r
+#define IPCP5_CP02 _ipcp5.bit._CP02\r
+#define IPCP5_CP03 _ipcp5.bit._CP03\r
+#define IPCP5_CP04 _ipcp5.bit._CP04\r
+#define IPCP5_CP05 _ipcp5.bit._CP05\r
+#define IPCP5_CP06 _ipcp5.bit._CP06\r
+#define IPCP5_CP07 _ipcp5.bit._CP07\r
+#define IPCP5_CP08 _ipcp5.bit._CP08\r
+#define IPCP5_CP09 _ipcp5.bit._CP09\r
+#define IPCP5_CP10 _ipcp5.bit._CP10\r
+#define IPCP5_CP11 _ipcp5.bit._CP11\r
+#define IPCP5_CP12 _ipcp5.bit._CP12\r
+#define IPCP5_CP13 _ipcp5.bit._CP13\r
+#define IPCP5_CP14 _ipcp5.bit._CP14\r
+#define IPCP5_CP15 _ipcp5.bit._CP15\r
+#define IPCP5_CP0 _ipcp5.bitc._CP0\r
+__IO_EXTERN __io IPCPL5STR _ipcpl5;  \r
+#define IPCPL5 _ipcpl5.byte\r
+#define IPCPL5_CP00 _ipcpl5.bit._CP00\r
+#define IPCPL5_CP01 _ipcpl5.bit._CP01\r
+#define IPCPL5_CP02 _ipcpl5.bit._CP02\r
+#define IPCPL5_CP03 _ipcpl5.bit._CP03\r
+#define IPCPL5_CP04 _ipcpl5.bit._CP04\r
+#define IPCPL5_CP05 _ipcpl5.bit._CP05\r
+#define IPCPL5_CP06 _ipcpl5.bit._CP06\r
+#define IPCPL5_CP07 _ipcpl5.bit._CP07\r
+__IO_EXTERN __io IPCPH5STR _ipcph5;  \r
+#define IPCPH5 _ipcph5.byte\r
+#define IPCPH5_CP08 _ipcph5.bit._CP08\r
+#define IPCPH5_CP09 _ipcph5.bit._CP09\r
+#define IPCPH5_CP10 _ipcph5.bit._CP10\r
+#define IPCPH5_CP11 _ipcph5.bit._CP11\r
+#define IPCPH5_CP12 _ipcph5.bit._CP12\r
+#define IPCPH5_CP13 _ipcph5.bit._CP13\r
+#define IPCPH5_CP14 _ipcph5.bit._CP14\r
+#define IPCPH5_CP15 _ipcph5.bit._CP15\r
+__IO_EXTERN __io ICS67STR _ics67;  \r
+#define ICS67 _ics67.byte\r
+#define ICS67_EG60 _ics67.bit._EG60\r
+#define ICS67_EG61 _ics67.bit._EG61\r
+#define ICS67_EG70 _ics67.bit._EG70\r
+#define ICS67_EG71 _ics67.bit._EG71\r
+#define ICS67_ICE6 _ics67.bit._ICE6\r
+#define ICS67_ICE7 _ics67.bit._ICE7\r
+#define ICS67_ICP6 _ics67.bit._ICP6\r
+#define ICS67_ICP7 _ics67.bit._ICP7\r
+#define ICS67_EG6 _ics67.bitc._EG6\r
+#define ICS67_EG7 _ics67.bitc._EG7\r
+__IO_EXTERN __io ICE67STR _ice67;  \r
+#define ICE67 _ice67.byte\r
+#define ICE67_IEI6 _ice67.bit._IEI6\r
+#define ICE67_IEI7 _ice67.bit._IEI7\r
+#define ICE67_ICUS6 _ice67.bit._ICUS6\r
+#define ICE67_ICUS7 _ice67.bit._ICUS7\r
+__IO_EXTERN __io IPCP6STR _ipcp6;  \r
+#define IPCP6 _ipcp6.word\r
+#define IPCP6_CP00 _ipcp6.bit._CP00\r
+#define IPCP6_CP01 _ipcp6.bit._CP01\r
+#define IPCP6_CP02 _ipcp6.bit._CP02\r
+#define IPCP6_CP03 _ipcp6.bit._CP03\r
+#define IPCP6_CP04 _ipcp6.bit._CP04\r
+#define IPCP6_CP05 _ipcp6.bit._CP05\r
+#define IPCP6_CP06 _ipcp6.bit._CP06\r
+#define IPCP6_CP07 _ipcp6.bit._CP07\r
+#define IPCP6_CP08 _ipcp6.bit._CP08\r
+#define IPCP6_CP09 _ipcp6.bit._CP09\r
+#define IPCP6_CP10 _ipcp6.bit._CP10\r
+#define IPCP6_CP11 _ipcp6.bit._CP11\r
+#define IPCP6_CP12 _ipcp6.bit._CP12\r
+#define IPCP6_CP13 _ipcp6.bit._CP13\r
+#define IPCP6_CP14 _ipcp6.bit._CP14\r
+#define IPCP6_CP15 _ipcp6.bit._CP15\r
+#define IPCP6_CP0 _ipcp6.bitc._CP0\r
+__IO_EXTERN __io IPCPL6STR _ipcpl6;  \r
+#define IPCPL6 _ipcpl6.byte\r
+#define IPCPL6_CP00 _ipcpl6.bit._CP00\r
+#define IPCPL6_CP01 _ipcpl6.bit._CP01\r
+#define IPCPL6_CP02 _ipcpl6.bit._CP02\r
+#define IPCPL6_CP03 _ipcpl6.bit._CP03\r
+#define IPCPL6_CP04 _ipcpl6.bit._CP04\r
+#define IPCPL6_CP05 _ipcpl6.bit._CP05\r
+#define IPCPL6_CP06 _ipcpl6.bit._CP06\r
+#define IPCPL6_CP07 _ipcpl6.bit._CP07\r
+__IO_EXTERN __io IPCPH6STR _ipcph6;  \r
+#define IPCPH6 _ipcph6.byte\r
+#define IPCPH6_CP08 _ipcph6.bit._CP08\r
+#define IPCPH6_CP09 _ipcph6.bit._CP09\r
+#define IPCPH6_CP10 _ipcph6.bit._CP10\r
+#define IPCPH6_CP11 _ipcph6.bit._CP11\r
+#define IPCPH6_CP12 _ipcph6.bit._CP12\r
+#define IPCPH6_CP13 _ipcph6.bit._CP13\r
+#define IPCPH6_CP14 _ipcph6.bit._CP14\r
+#define IPCPH6_CP15 _ipcph6.bit._CP15\r
+__IO_EXTERN __io IPCP7STR _ipcp7;  \r
+#define IPCP7 _ipcp7.word\r
+#define IPCP7_CP00 _ipcp7.bit._CP00\r
+#define IPCP7_CP01 _ipcp7.bit._CP01\r
+#define IPCP7_CP02 _ipcp7.bit._CP02\r
+#define IPCP7_CP03 _ipcp7.bit._CP03\r
+#define IPCP7_CP04 _ipcp7.bit._CP04\r
+#define IPCP7_CP05 _ipcp7.bit._CP05\r
+#define IPCP7_CP06 _ipcp7.bit._CP06\r
+#define IPCP7_CP07 _ipcp7.bit._CP07\r
+#define IPCP7_CP08 _ipcp7.bit._CP08\r
+#define IPCP7_CP09 _ipcp7.bit._CP09\r
+#define IPCP7_CP10 _ipcp7.bit._CP10\r
+#define IPCP7_CP11 _ipcp7.bit._CP11\r
+#define IPCP7_CP12 _ipcp7.bit._CP12\r
+#define IPCP7_CP13 _ipcp7.bit._CP13\r
+#define IPCP7_CP14 _ipcp7.bit._CP14\r
+#define IPCP7_CP15 _ipcp7.bit._CP15\r
+#define IPCP7_CP0 _ipcp7.bitc._CP0\r
+__IO_EXTERN __io IPCPL7STR _ipcpl7;  \r
+#define IPCPL7 _ipcpl7.byte\r
+#define IPCPL7_CP00 _ipcpl7.bit._CP00\r
+#define IPCPL7_CP01 _ipcpl7.bit._CP01\r
+#define IPCPL7_CP02 _ipcpl7.bit._CP02\r
+#define IPCPL7_CP03 _ipcpl7.bit._CP03\r
+#define IPCPL7_CP04 _ipcpl7.bit._CP04\r
+#define IPCPL7_CP05 _ipcpl7.bit._CP05\r
+#define IPCPL7_CP06 _ipcpl7.bit._CP06\r
+#define IPCPL7_CP07 _ipcpl7.bit._CP07\r
+__IO_EXTERN __io IPCPH7STR _ipcph7;  \r
+#define IPCPH7 _ipcph7.byte\r
+#define IPCPH7_CP08 _ipcph7.bit._CP08\r
+#define IPCPH7_CP09 _ipcph7.bit._CP09\r
+#define IPCPH7_CP10 _ipcph7.bit._CP10\r
+#define IPCPH7_CP11 _ipcph7.bit._CP11\r
+#define IPCPH7_CP12 _ipcph7.bit._CP12\r
+#define IPCPH7_CP13 _ipcph7.bit._CP13\r
+#define IPCPH7_CP14 _ipcph7.bit._CP14\r
+#define IPCPH7_CP15 _ipcph7.bit._CP15\r
+__IO_EXTERN __io ENIR0STR _enir0;  \r
+#define ENIR0 _enir0.byte\r
+#define ENIR0_EN0 _enir0.bit._EN0\r
+#define ENIR0_EN1 _enir0.bit._EN1\r
+#define ENIR0_EN2 _enir0.bit._EN2\r
+#define ENIR0_EN3 _enir0.bit._EN3\r
+#define ENIR0_EN4 _enir0.bit._EN4\r
+#define ENIR0_EN5 _enir0.bit._EN5\r
+#define ENIR0_EN6 _enir0.bit._EN6\r
+#define ENIR0_EN7 _enir0.bit._EN7\r
+__IO_EXTERN __io EIRR0STR _eirr0;  \r
+#define EIRR0 _eirr0.byte\r
+#define EIRR0_ER0 _eirr0.bit._ER0\r
+#define EIRR0_ER1 _eirr0.bit._ER1\r
+#define EIRR0_ER2 _eirr0.bit._ER2\r
+#define EIRR0_ER3 _eirr0.bit._ER3\r
+#define EIRR0_ER4 _eirr0.bit._ER4\r
+#define EIRR0_ER5 _eirr0.bit._ER5\r
+#define EIRR0_ER6 _eirr0.bit._ER6\r
+#define EIRR0_ER7 _eirr0.bit._ER7\r
+__IO_EXTERN __io ELVR0STR _elvr0;  \r
+#define ELVR0 _elvr0.word\r
+#define ELVR0_LA0 _elvr0.bit._LA0\r
+#define ELVR0_LB0 _elvr0.bit._LB0\r
+#define ELVR0_LA1 _elvr0.bit._LA1\r
+#define ELVR0_LB1 _elvr0.bit._LB1\r
+#define ELVR0_LA2 _elvr0.bit._LA2\r
+#define ELVR0_LB2 _elvr0.bit._LB2\r
+#define ELVR0_LA3 _elvr0.bit._LA3\r
+#define ELVR0_LB3 _elvr0.bit._LB3\r
+#define ELVR0_LA4 _elvr0.bit._LA4\r
+#define ELVR0_LB4 _elvr0.bit._LB4\r
+#define ELVR0_LA5 _elvr0.bit._LA5\r
+#define ELVR0_LB5 _elvr0.bit._LB5\r
+#define ELVR0_LA6 _elvr0.bit._LA6\r
+#define ELVR0_LB6 _elvr0.bit._LB6\r
+#define ELVR0_LA7 _elvr0.bit._LA7\r
+#define ELVR0_LB7 _elvr0.bit._LB7\r
+__IO_EXTERN __io ELVRL0STR _elvrl0;  \r
+#define ELVRL0 _elvrl0.byte\r
+#define ELVRL0_LA0 _elvrl0.bit._LA0\r
+#define ELVRL0_LB0 _elvrl0.bit._LB0\r
+#define ELVRL0_LA1 _elvrl0.bit._LA1\r
+#define ELVRL0_LB1 _elvrl0.bit._LB1\r
+#define ELVRL0_LA2 _elvrl0.bit._LA2\r
+#define ELVRL0_LB2 _elvrl0.bit._LB2\r
+#define ELVRL0_LA3 _elvrl0.bit._LA3\r
+#define ELVRL0_LB3 _elvrl0.bit._LB3\r
+__IO_EXTERN __io ELVRH0STR _elvrh0;  \r
+#define ELVRH0 _elvrh0.byte\r
+#define ELVRH0_LA4 _elvrh0.bit._LA4\r
+#define ELVRH0_LB4 _elvrh0.bit._LB4\r
+#define ELVRH0_LA5 _elvrh0.bit._LA5\r
+#define ELVRH0_LB5 _elvrh0.bit._LB5\r
+#define ELVRH0_LA6 _elvrh0.bit._LA6\r
+#define ELVRH0_LB6 _elvrh0.bit._LB6\r
+#define ELVRH0_LA7 _elvrh0.bit._LA7\r
+#define ELVRH0_LB7 _elvrh0.bit._LB7\r
+__IO_EXTERN __io ENIR1STR _enir1;  \r
+#define ENIR1 _enir1.byte\r
+#define ENIR1_EN8 _enir1.bit._EN8\r
+#define ENIR1_EN9 _enir1.bit._EN9\r
+#define ENIR1_EN10 _enir1.bit._EN10\r
+#define ENIR1_EN11 _enir1.bit._EN11\r
+#define ENIR1_EN12 _enir1.bit._EN12\r
+#define ENIR1_EN13 _enir1.bit._EN13\r
+#define ENIR1_EN14 _enir1.bit._EN14\r
+#define ENIR1_EN15 _enir1.bit._EN15\r
+__IO_EXTERN __io EIRR1STR _eirr1;  \r
+#define EIRR1 _eirr1.byte\r
+#define EIRR1_ER8 _eirr1.bit._ER8\r
+#define EIRR1_ER9 _eirr1.bit._ER9\r
+#define EIRR1_ER10 _eirr1.bit._ER10\r
+#define EIRR1_ER11 _eirr1.bit._ER11\r
+#define EIRR1_ER12 _eirr1.bit._ER12\r
+#define EIRR1_ER13 _eirr1.bit._ER13\r
+#define EIRR1_ER14 _eirr1.bit._ER14\r
+#define EIRR1_ER15 _eirr1.bit._ER15\r
+__IO_EXTERN __io ELVR1STR _elvr1;  \r
+#define ELVR1 _elvr1.word\r
+#define ELVR1_LA8 _elvr1.bit._LA8\r
+#define ELVR1_LB8 _elvr1.bit._LB8\r
+#define ELVR1_LA9 _elvr1.bit._LA9\r
+#define ELVR1_LB9 _elvr1.bit._LB9\r
+#define ELVR1_LA10 _elvr1.bit._LA10\r
+#define ELVR1_LB10 _elvr1.bit._LB10\r
+#define ELVR1_LA11 _elvr1.bit._LA11\r
+#define ELVR1_LB11 _elvr1.bit._LB11\r
+#define ELVR1_LA12 _elvr1.bit._LA12\r
+#define ELVR1_LB12 _elvr1.bit._LB12\r
+#define ELVR1_LA13 _elvr1.bit._LA13\r
+#define ELVR1_LB13 _elvr1.bit._LB13\r
+#define ELVR1_LA14 _elvr1.bit._LA14\r
+#define ELVR1_LB14 _elvr1.bit._LB14\r
+#define ELVR1_LA15 _elvr1.bit._LA15\r
+#define ELVR1_LB15 _elvr1.bit._LB15\r
+__IO_EXTERN __io ELVRL1STR _elvrl1;  \r
+#define ELVRL1 _elvrl1.byte\r
+#define ELVRL1_LA8 _elvrl1.bit._LA8\r
+#define ELVRL1_LB8 _elvrl1.bit._LB8\r
+#define ELVRL1_LA9 _elvrl1.bit._LA9\r
+#define ELVRL1_LB9 _elvrl1.bit._LB9\r
+#define ELVRL1_LA10 _elvrl1.bit._LA10\r
+#define ELVRL1_LB10 _elvrl1.bit._LB10\r
+#define ELVRL1_LA11 _elvrl1.bit._LA11\r
+#define ELVRL1_LB11 _elvrl1.bit._LB11\r
+__IO_EXTERN __io ELVRH1STR _elvrh1;  \r
+#define ELVRH1 _elvrh1.byte\r
+#define ELVRH1_LA12 _elvrh1.bit._LA12\r
+#define ELVRH1_LB12 _elvrh1.bit._LB12\r
+#define ELVRH1_LA13 _elvrh1.bit._LA13\r
+#define ELVRH1_LB13 _elvrh1.bit._LB13\r
+#define ELVRH1_LA14 _elvrh1.bit._LA14\r
+#define ELVRH1_LB14 _elvrh1.bit._LB14\r
+#define ELVRH1_LA15 _elvrh1.bit._LA15\r
+#define ELVRH1_LB15 _elvrh1.bit._LB15\r
+__IO_EXTERN __io TMCSR0STR _tmcsr0;  \r
+#define TMCSR0 _tmcsr0.word\r
+#define TMCSR0_TRG _tmcsr0.bit._TRG\r
+#define TMCSR0_CNTE _tmcsr0.bit._CNTE\r
+#define TMCSR0_UF _tmcsr0.bit._UF\r
+#define TMCSR0_INTE _tmcsr0.bit._INTE\r
+#define TMCSR0_RELD _tmcsr0.bit._RELD\r
+#define TMCSR0_OUTL _tmcsr0.bit._OUTL\r
+#define TMCSR0_OUTE _tmcsr0.bit._OUTE\r
+#define TMCSR0_MOD0 _tmcsr0.bit._MOD0\r
+#define TMCSR0_MOD1 _tmcsr0.bit._MOD1\r
+#define TMCSR0_MOD2 _tmcsr0.bit._MOD2\r
+#define TMCSR0_CSL0 _tmcsr0.bit._CSL0\r
+#define TMCSR0_CSL1 _tmcsr0.bit._CSL1\r
+#define TMCSR0_FSEL _tmcsr0.bit._FSEL\r
+#define TMCSR0_CSL _tmcsr0.bitc._CSL\r
+__IO_EXTERN __io TMCSRL0STR _tmcsrl0;  \r
+#define TMCSRL0 _tmcsrl0.byte\r
+#define TMCSRL0_TRG _tmcsrl0.bit._TRG\r
+#define TMCSRL0_CNTE _tmcsrl0.bit._CNTE\r
+#define TMCSRL0_UF _tmcsrl0.bit._UF\r
+#define TMCSRL0_INTE _tmcsrl0.bit._INTE\r
+#define TMCSRL0_RELD _tmcsrl0.bit._RELD\r
+#define TMCSRL0_OUTL _tmcsrl0.bit._OUTL\r
+#define TMCSRL0_OUTE _tmcsrl0.bit._OUTE\r
+#define TMCSRL0_MOD0 _tmcsrl0.bit._MOD0\r
+__IO_EXTERN __io TMCSRH0STR _tmcsrh0;  \r
+#define TMCSRH0 _tmcsrh0.byte\r
+#define TMCSRH0_MOD1 _tmcsrh0.bit._MOD1\r
+#define TMCSRH0_MOD2 _tmcsrh0.bit._MOD2\r
+#define TMCSRH0_CSL0 _tmcsrh0.bit._CSL0\r
+#define TMCSRH0_CSL1 _tmcsrh0.bit._CSL1\r
+#define TMCSRH0_FSEL _tmcsrh0.bit._FSEL\r
+#define TMCSRH0_CSL _tmcsrh0.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr0;\r
+#define TMRLR0 _tmrlr0   \r
+__IO_EXTERN __io IO_WORD _tmr0;\r
+#define TMR0 _tmr0   \r
+__IO_EXTERN __io TMCSR1STR _tmcsr1;  \r
+#define TMCSR1 _tmcsr1.word\r
+#define TMCSR1_TRG _tmcsr1.bit._TRG\r
+#define TMCSR1_CNTE _tmcsr1.bit._CNTE\r
+#define TMCSR1_UF _tmcsr1.bit._UF\r
+#define TMCSR1_INTE _tmcsr1.bit._INTE\r
+#define TMCSR1_RELD _tmcsr1.bit._RELD\r
+#define TMCSR1_OUTL _tmcsr1.bit._OUTL\r
+#define TMCSR1_OUTE _tmcsr1.bit._OUTE\r
+#define TMCSR1_MOD0 _tmcsr1.bit._MOD0\r
+#define TMCSR1_MOD1 _tmcsr1.bit._MOD1\r
+#define TMCSR1_MOD2 _tmcsr1.bit._MOD2\r
+#define TMCSR1_CSL0 _tmcsr1.bit._CSL0\r
+#define TMCSR1_CSL1 _tmcsr1.bit._CSL1\r
+#define TMCSR1_FSEL _tmcsr1.bit._FSEL\r
+#define TMCSR1_CSL _tmcsr1.bitc._CSL\r
+__IO_EXTERN __io TMCSRL1STR _tmcsrl1;  \r
+#define TMCSRL1 _tmcsrl1.byte\r
+#define TMCSRL1_TRG _tmcsrl1.bit._TRG\r
+#define TMCSRL1_CNTE _tmcsrl1.bit._CNTE\r
+#define TMCSRL1_UF _tmcsrl1.bit._UF\r
+#define TMCSRL1_INTE _tmcsrl1.bit._INTE\r
+#define TMCSRL1_RELD _tmcsrl1.bit._RELD\r
+#define TMCSRL1_OUTL _tmcsrl1.bit._OUTL\r
+#define TMCSRL1_OUTE _tmcsrl1.bit._OUTE\r
+#define TMCSRL1_MOD0 _tmcsrl1.bit._MOD0\r
+__IO_EXTERN __io TMCSRH1STR _tmcsrh1;  \r
+#define TMCSRH1 _tmcsrh1.byte\r
+#define TMCSRH1_MOD1 _tmcsrh1.bit._MOD1\r
+#define TMCSRH1_MOD2 _tmcsrh1.bit._MOD2\r
+#define TMCSRH1_CSL0 _tmcsrh1.bit._CSL0\r
+#define TMCSRH1_CSL1 _tmcsrh1.bit._CSL1\r
+#define TMCSRH1_FSEL _tmcsrh1.bit._FSEL\r
+#define TMCSRH1_CSL _tmcsrh1.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr1;\r
+#define TMRLR1 _tmrlr1   \r
+__IO_EXTERN __io IO_WORD _tmr1;\r
+#define TMR1 _tmr1   \r
+__IO_EXTERN __io TMCSR2STR _tmcsr2;  \r
+#define TMCSR2 _tmcsr2.word\r
+#define TMCSR2_TRG _tmcsr2.bit._TRG\r
+#define TMCSR2_CNTE _tmcsr2.bit._CNTE\r
+#define TMCSR2_UF _tmcsr2.bit._UF\r
+#define TMCSR2_INTE _tmcsr2.bit._INTE\r
+#define TMCSR2_RELD _tmcsr2.bit._RELD\r
+#define TMCSR2_OUTL _tmcsr2.bit._OUTL\r
+#define TMCSR2_OUTE _tmcsr2.bit._OUTE\r
+#define TMCSR2_MOD0 _tmcsr2.bit._MOD0\r
+#define TMCSR2_MOD1 _tmcsr2.bit._MOD1\r
+#define TMCSR2_MOD2 _tmcsr2.bit._MOD2\r
+#define TMCSR2_CSL0 _tmcsr2.bit._CSL0\r
+#define TMCSR2_CSL1 _tmcsr2.bit._CSL1\r
+#define TMCSR2_FSEL _tmcsr2.bit._FSEL\r
+#define TMCSR2_CSL _tmcsr2.bitc._CSL\r
+__IO_EXTERN __io TMCSRL2STR _tmcsrl2;  \r
+#define TMCSRL2 _tmcsrl2.byte\r
+#define TMCSRL2_TRG _tmcsrl2.bit._TRG\r
+#define TMCSRL2_CNTE _tmcsrl2.bit._CNTE\r
+#define TMCSRL2_UF _tmcsrl2.bit._UF\r
+#define TMCSRL2_INTE _tmcsrl2.bit._INTE\r
+#define TMCSRL2_RELD _tmcsrl2.bit._RELD\r
+#define TMCSRL2_OUTL _tmcsrl2.bit._OUTL\r
+#define TMCSRL2_OUTE _tmcsrl2.bit._OUTE\r
+#define TMCSRL2_MOD0 _tmcsrl2.bit._MOD0\r
+__IO_EXTERN __io TMCSRH2STR _tmcsrh2;  \r
+#define TMCSRH2 _tmcsrh2.byte\r
+#define TMCSRH2_MOD1 _tmcsrh2.bit._MOD1\r
+#define TMCSRH2_MOD2 _tmcsrh2.bit._MOD2\r
+#define TMCSRH2_CSL0 _tmcsrh2.bit._CSL0\r
+#define TMCSRH2_CSL1 _tmcsrh2.bit._CSL1\r
+#define TMCSRH2_FSEL _tmcsrh2.bit._FSEL\r
+#define TMCSRH2_CSL _tmcsrh2.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr2;\r
+#define TMRLR2 _tmrlr2   \r
+__IO_EXTERN __io IO_WORD _tmr2;\r
+#define TMR2 _tmr2   \r
+__IO_EXTERN __io TMCSR3STR _tmcsr3;  \r
+#define TMCSR3 _tmcsr3.word\r
+#define TMCSR3_TRG _tmcsr3.bit._TRG\r
+#define TMCSR3_CNTE _tmcsr3.bit._CNTE\r
+#define TMCSR3_UF _tmcsr3.bit._UF\r
+#define TMCSR3_INTE _tmcsr3.bit._INTE\r
+#define TMCSR3_RELD _tmcsr3.bit._RELD\r
+#define TMCSR3_OUTL _tmcsr3.bit._OUTL\r
+#define TMCSR3_OUTE _tmcsr3.bit._OUTE\r
+#define TMCSR3_MOD0 _tmcsr3.bit._MOD0\r
+#define TMCSR3_MOD1 _tmcsr3.bit._MOD1\r
+#define TMCSR3_MOD2 _tmcsr3.bit._MOD2\r
+#define TMCSR3_CSL0 _tmcsr3.bit._CSL0\r
+#define TMCSR3_CSL1 _tmcsr3.bit._CSL1\r
+#define TMCSR3_FSEL _tmcsr3.bit._FSEL\r
+#define TMCSR3_CSL _tmcsr3.bitc._CSL\r
+__IO_EXTERN __io TMCSRL3STR _tmcsrl3;  \r
+#define TMCSRL3 _tmcsrl3.byte\r
+#define TMCSRL3_TRG _tmcsrl3.bit._TRG\r
+#define TMCSRL3_CNTE _tmcsrl3.bit._CNTE\r
+#define TMCSRL3_UF _tmcsrl3.bit._UF\r
+#define TMCSRL3_INTE _tmcsrl3.bit._INTE\r
+#define TMCSRL3_RELD _tmcsrl3.bit._RELD\r
+#define TMCSRL3_OUTL _tmcsrl3.bit._OUTL\r
+#define TMCSRL3_OUTE _tmcsrl3.bit._OUTE\r
+#define TMCSRL3_MOD0 _tmcsrl3.bit._MOD0\r
+__IO_EXTERN __io TMCSRH3STR _tmcsrh3;  \r
+#define TMCSRH3 _tmcsrh3.byte\r
+#define TMCSRH3_MOD1 _tmcsrh3.bit._MOD1\r
+#define TMCSRH3_MOD2 _tmcsrh3.bit._MOD2\r
+#define TMCSRH3_CSL0 _tmcsrh3.bit._CSL0\r
+#define TMCSRH3_CSL1 _tmcsrh3.bit._CSL1\r
+#define TMCSRH3_FSEL _tmcsrh3.bit._FSEL\r
+#define TMCSRH3_CSL _tmcsrh3.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr3;\r
+#define TMRLR3 _tmrlr3   \r
+__IO_EXTERN __io IO_WORD _tmr3;\r
+#define TMR3 _tmr3   \r
+__IO_EXTERN __io TMCSR6STR _tmcsr6;  \r
+#define TMCSR6 _tmcsr6.word\r
+#define TMCSR6_TRG _tmcsr6.bit._TRG\r
+#define TMCSR6_CNTE _tmcsr6.bit._CNTE\r
+#define TMCSR6_UF _tmcsr6.bit._UF\r
+#define TMCSR6_INTE _tmcsr6.bit._INTE\r
+#define TMCSR6_RELD _tmcsr6.bit._RELD\r
+#define TMCSR6_MOD0 _tmcsr6.bit._MOD0\r
+#define TMCSR6_MOD1 _tmcsr6.bit._MOD1\r
+#define TMCSR6_MOD2 _tmcsr6.bit._MOD2\r
+#define TMCSR6_CSL0 _tmcsr6.bit._CSL0\r
+#define TMCSR6_CSL1 _tmcsr6.bit._CSL1\r
+#define TMCSR6_FSEL _tmcsr6.bit._FSEL\r
+#define TMCSR6_CSL _tmcsr6.bitc._CSL\r
+__IO_EXTERN __io TMCSRL6STR _tmcsrl6;  \r
+#define TMCSRL6 _tmcsrl6.byte\r
+#define TMCSRL6_TRG _tmcsrl6.bit._TRG\r
+#define TMCSRL6_CNTE _tmcsrl6.bit._CNTE\r
+#define TMCSRL6_UF _tmcsrl6.bit._UF\r
+#define TMCSRL6_INTE _tmcsrl6.bit._INTE\r
+#define TMCSRL6_RELD _tmcsrl6.bit._RELD\r
+#define TMCSRL6_MOD0 _tmcsrl6.bit._MOD0\r
+__IO_EXTERN __io TMCSRH6STR _tmcsrh6;  \r
+#define TMCSRH6 _tmcsrh6.byte\r
+#define TMCSRH6_MOD1 _tmcsrh6.bit._MOD1\r
+#define TMCSRH6_MOD2 _tmcsrh6.bit._MOD2\r
+#define TMCSRH6_CSL0 _tmcsrh6.bit._CSL0\r
+#define TMCSRH6_CSL1 _tmcsrh6.bit._CSL1\r
+#define TMCSRH6_FSEL _tmcsrh6.bit._FSEL\r
+#define TMCSRH6_CSL _tmcsrh6.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr6;\r
+#define TMRLR6 _tmrlr6   \r
+__IO_EXTERN __io IO_WORD _tmr6;\r
+#define TMR6 _tmr6   \r
+__IO_EXTERN __io GCN10STR _gcn10;  \r
+#define GCN10 _gcn10.word\r
+#define GCN10_TSEL00 _gcn10.bit._TSEL00\r
+#define GCN10_TSEL01 _gcn10.bit._TSEL01\r
+#define GCN10_TSEL02 _gcn10.bit._TSEL02\r
+#define GCN10_TSEL03 _gcn10.bit._TSEL03\r
+#define GCN10_TSEL10 _gcn10.bit._TSEL10\r
+#define GCN10_TSEL11 _gcn10.bit._TSEL11\r
+#define GCN10_TSEL12 _gcn10.bit._TSEL12\r
+#define GCN10_TSEL13 _gcn10.bit._TSEL13\r
+#define GCN10_TSEL20 _gcn10.bit._TSEL20\r
+#define GCN10_TSEL21 _gcn10.bit._TSEL21\r
+#define GCN10_TSEL22 _gcn10.bit._TSEL22\r
+#define GCN10_TSEL23 _gcn10.bit._TSEL23\r
+#define GCN10_TSEL30 _gcn10.bit._TSEL30\r
+#define GCN10_TSEL31 _gcn10.bit._TSEL31\r
+#define GCN10_TSEL32 _gcn10.bit._TSEL32\r
+#define GCN10_TSEL33 _gcn10.bit._TSEL33\r
+#define GCN10_TSEL0 _gcn10.bitc._TSEL0\r
+#define GCN10_TSEL1 _gcn10.bitc._TSEL1\r
+#define GCN10_TSEL2 _gcn10.bitc._TSEL2\r
+#define GCN10_TSEL3 _gcn10.bitc._TSEL3\r
+__IO_EXTERN __io GCN1L0STR _gcn1l0;  \r
+#define GCN1L0 _gcn1l0.byte\r
+#define GCN1L0_TSEL00 _gcn1l0.bit._TSEL00\r
+#define GCN1L0_TSEL01 _gcn1l0.bit._TSEL01\r
+#define GCN1L0_TSEL02 _gcn1l0.bit._TSEL02\r
+#define GCN1L0_TSEL03 _gcn1l0.bit._TSEL03\r
+#define GCN1L0_TSEL10 _gcn1l0.bit._TSEL10\r
+#define GCN1L0_TSEL11 _gcn1l0.bit._TSEL11\r
+#define GCN1L0_TSEL12 _gcn1l0.bit._TSEL12\r
+#define GCN1L0_TSEL13 _gcn1l0.bit._TSEL13\r
+#define GCN1L0_TSEL0 _gcn1l0.bitc._TSEL0\r
+#define GCN1L0_TSEL1 _gcn1l0.bitc._TSEL1\r
+__IO_EXTERN __io GCN1H0STR _gcn1h0;  \r
+#define GCN1H0 _gcn1h0.byte\r
+#define GCN1H0_TSEL20 _gcn1h0.bit._TSEL20\r
+#define GCN1H0_TSEL21 _gcn1h0.bit._TSEL21\r
+#define GCN1H0_TSEL22 _gcn1h0.bit._TSEL22\r
+#define GCN1H0_TSEL23 _gcn1h0.bit._TSEL23\r
+#define GCN1H0_TSEL30 _gcn1h0.bit._TSEL30\r
+#define GCN1H0_TSEL31 _gcn1h0.bit._TSEL31\r
+#define GCN1H0_TSEL32 _gcn1h0.bit._TSEL32\r
+#define GCN1H0_TSEL33 _gcn1h0.bit._TSEL33\r
+#define GCN1H0_TSEL2 _gcn1h0.bitc._TSEL2\r
+#define GCN1H0_TSEL3 _gcn1h0.bitc._TSEL3\r
+__IO_EXTERN __io GCN20STR _gcn20;  \r
+#define GCN20 _gcn20.word\r
+#define GCN20_EN0 _gcn20.bit._EN0\r
+#define GCN20_EN1 _gcn20.bit._EN1\r
+#define GCN20_EN2 _gcn20.bit._EN2\r
+#define GCN20_EN3 _gcn20.bit._EN3\r
+#define GCN20_CKSEL0 _gcn20.bit._CKSEL0\r
+#define GCN20_CKSEL1 _gcn20.bit._CKSEL1\r
+#define GCN20_CKSEL2 _gcn20.bit._CKSEL2\r
+#define GCN20_CKSEL3 _gcn20.bit._CKSEL3\r
+#define GCN20_EN _gcn20.bitc._EN\r
+#define GCN20_CKSEL _gcn20.bitc._CKSEL\r
+__IO_EXTERN __io GCN2L0STR _gcn2l0;  \r
+#define GCN2L0 _gcn2l0.byte\r
+#define GCN2L0_EN0 _gcn2l0.bit._EN0\r
+#define GCN2L0_EN1 _gcn2l0.bit._EN1\r
+#define GCN2L0_EN2 _gcn2l0.bit._EN2\r
+#define GCN2L0_EN3 _gcn2l0.bit._EN3\r
+#define GCN2L0_EN _gcn2l0.bitc._EN\r
+__IO_EXTERN __io GCN2H0STR _gcn2h0;  \r
+#define GCN2H0 _gcn2h0.byte\r
+#define GCN2H0_CKSEL0 _gcn2h0.bit._CKSEL0\r
+#define GCN2H0_CKSEL1 _gcn2h0.bit._CKSEL1\r
+#define GCN2H0_CKSEL2 _gcn2h0.bit._CKSEL2\r
+#define GCN2H0_CKSEL3 _gcn2h0.bit._CKSEL3\r
+#define GCN2H0_CKSEL _gcn2h0.bitc._CKSEL\r
+__IO_EXTERN __io PTMR0STR _ptmr0;  \r
+#define PTMR0 _ptmr0.word\r
+#define PTMR0_D0 _ptmr0.bit._D0\r
+#define PTMR0_D1 _ptmr0.bit._D1\r
+#define PTMR0_D2 _ptmr0.bit._D2\r
+#define PTMR0_D3 _ptmr0.bit._D3\r
+#define PTMR0_D4 _ptmr0.bit._D4\r
+#define PTMR0_D5 _ptmr0.bit._D5\r
+#define PTMR0_D6 _ptmr0.bit._D6\r
+#define PTMR0_D7 _ptmr0.bit._D7\r
+#define PTMR0_D8 _ptmr0.bit._D8\r
+#define PTMR0_D9 _ptmr0.bit._D9\r
+#define PTMR0_D10 _ptmr0.bit._D10\r
+#define PTMR0_D11 _ptmr0.bit._D11\r
+#define PTMR0_D12 _ptmr0.bit._D12\r
+#define PTMR0_D13 _ptmr0.bit._D13\r
+#define PTMR0_D14 _ptmr0.bit._D14\r
+#define PTMR0_D15 _ptmr0.bit._D15\r
+#define PTMR0_D _ptmr0.bitc._D\r
+__IO_EXTERN __io PCSR0STR _pcsr0;  \r
+#define PCSR0 _pcsr0.word\r
+#define PCSR0_D0 _pcsr0.bit._D0\r
+#define PCSR0_D1 _pcsr0.bit._D1\r
+#define PCSR0_D2 _pcsr0.bit._D2\r
+#define PCSR0_D3 _pcsr0.bit._D3\r
+#define PCSR0_D4 _pcsr0.bit._D4\r
+#define PCSR0_D5 _pcsr0.bit._D5\r
+#define PCSR0_D6 _pcsr0.bit._D6\r
+#define PCSR0_D7 _pcsr0.bit._D7\r
+#define PCSR0_D8 _pcsr0.bit._D8\r
+#define PCSR0_D9 _pcsr0.bit._D9\r
+#define PCSR0_D10 _pcsr0.bit._D10\r
+#define PCSR0_D11 _pcsr0.bit._D11\r
+#define PCSR0_D12 _pcsr0.bit._D12\r
+#define PCSR0_D13 _pcsr0.bit._D13\r
+#define PCSR0_D14 _pcsr0.bit._D14\r
+#define PCSR0_D15 _pcsr0.bit._D15\r
+#define PCSR0_D _pcsr0.bitc._D\r
+__IO_EXTERN __io PDUT0STR _pdut0;  \r
+#define PDUT0 _pdut0.word\r
+#define PDUT0_D0 _pdut0.bit._D0\r
+#define PDUT0_D1 _pdut0.bit._D1\r
+#define PDUT0_D2 _pdut0.bit._D2\r
+#define PDUT0_D3 _pdut0.bit._D3\r
+#define PDUT0_D4 _pdut0.bit._D4\r
+#define PDUT0_D5 _pdut0.bit._D5\r
+#define PDUT0_D6 _pdut0.bit._D6\r
+#define PDUT0_D7 _pdut0.bit._D7\r
+#define PDUT0_D8 _pdut0.bit._D8\r
+#define PDUT0_D9 _pdut0.bit._D9\r
+#define PDUT0_D10 _pdut0.bit._D10\r
+#define PDUT0_D11 _pdut0.bit._D11\r
+#define PDUT0_D12 _pdut0.bit._D12\r
+#define PDUT0_D13 _pdut0.bit._D13\r
+#define PDUT0_D14 _pdut0.bit._D14\r
+#define PDUT0_D15 _pdut0.bit._D15\r
+#define PDUT0_D _pdut0.bitc._D\r
+__IO_EXTERN __io PCN0STR _pcn0;  \r
+#define PCN0 _pcn0.word\r
+#define PCN0_OSEL _pcn0.bit._OSEL\r
+#define PCN0_OE _pcn0.bit._OE\r
+#define PCN0_IRS0 _pcn0.bit._IRS0\r
+#define PCN0_IRS1 _pcn0.bit._IRS1\r
+#define PCN0_IRQF _pcn0.bit._IRQF\r
+#define PCN0_IREN _pcn0.bit._IREN\r
+#define PCN0_EGS0 _pcn0.bit._EGS0\r
+#define PCN0_EGS1 _pcn0.bit._EGS1\r
+#define PCN0_PGMS _pcn0.bit._PGMS\r
+#define PCN0_CKS0 _pcn0.bit._CKS0\r
+#define PCN0_CKS1 _pcn0.bit._CKS1\r
+#define PCN0_RTRG _pcn0.bit._RTRG\r
+#define PCN0_MDSE _pcn0.bit._MDSE\r
+#define PCN0_STGR _pcn0.bit._STGR\r
+#define PCN0_CNTE _pcn0.bit._CNTE\r
+#define PCN0_IRS _pcn0.bitc._IRS\r
+#define PCN0_EGS _pcn0.bitc._EGS\r
+#define PCN0_CKS _pcn0.bitc._CKS\r
+__IO_EXTERN __io PCNL0STR _pcnl0;  \r
+#define PCNL0 _pcnl0.byte\r
+#define PCNL0_OSEL _pcnl0.bit._OSEL\r
+#define PCNL0_OE _pcnl0.bit._OE\r
+#define PCNL0_IRS0 _pcnl0.bit._IRS0\r
+#define PCNL0_IRS1 _pcnl0.bit._IRS1\r
+#define PCNL0_IRQF _pcnl0.bit._IRQF\r
+#define PCNL0_IREN _pcnl0.bit._IREN\r
+#define PCNL0_EGS0 _pcnl0.bit._EGS0\r
+#define PCNL0_EGS1 _pcnl0.bit._EGS1\r
+#define PCNL0_IRS _pcnl0.bitc._IRS\r
+#define PCNL0_EGS _pcnl0.bitc._EGS\r
+__IO_EXTERN __io PCNH0STR _pcnh0;  \r
+#define PCNH0 _pcnh0.byte\r
+#define PCNH0_PGMS _pcnh0.bit._PGMS\r
+#define PCNH0_CKS0 _pcnh0.bit._CKS0\r
+#define PCNH0_CKS1 _pcnh0.bit._CKS1\r
+#define PCNH0_RTRG _pcnh0.bit._RTRG\r
+#define PCNH0_MDSE _pcnh0.bit._MDSE\r
+#define PCNH0_STGR _pcnh0.bit._STGR\r
+#define PCNH0_CNTE _pcnh0.bit._CNTE\r
+#define PCNH0_CKS _pcnh0.bitc._CKS\r
+__IO_EXTERN __io PTMR1STR _ptmr1;  \r
+#define PTMR1 _ptmr1.word\r
+#define PTMR1_D0 _ptmr1.bit._D0\r
+#define PTMR1_D1 _ptmr1.bit._D1\r
+#define PTMR1_D2 _ptmr1.bit._D2\r
+#define PTMR1_D3 _ptmr1.bit._D3\r
+#define PTMR1_D4 _ptmr1.bit._D4\r
+#define PTMR1_D5 _ptmr1.bit._D5\r
+#define PTMR1_D6 _ptmr1.bit._D6\r
+#define PTMR1_D7 _ptmr1.bit._D7\r
+#define PTMR1_D8 _ptmr1.bit._D8\r
+#define PTMR1_D9 _ptmr1.bit._D9\r
+#define PTMR1_D10 _ptmr1.bit._D10\r
+#define PTMR1_D11 _ptmr1.bit._D11\r
+#define PTMR1_D12 _ptmr1.bit._D12\r
+#define PTMR1_D13 _ptmr1.bit._D13\r
+#define PTMR1_D14 _ptmr1.bit._D14\r
+#define PTMR1_D15 _ptmr1.bit._D15\r
+#define PTMR1_D _ptmr1.bitc._D\r
+__IO_EXTERN __io PCSR1STR _pcsr1;  \r
+#define PCSR1 _pcsr1.word\r
+#define PCSR1_D0 _pcsr1.bit._D0\r
+#define PCSR1_D1 _pcsr1.bit._D1\r
+#define PCSR1_D2 _pcsr1.bit._D2\r
+#define PCSR1_D3 _pcsr1.bit._D3\r
+#define PCSR1_D4 _pcsr1.bit._D4\r
+#define PCSR1_D5 _pcsr1.bit._D5\r
+#define PCSR1_D6 _pcsr1.bit._D6\r
+#define PCSR1_D7 _pcsr1.bit._D7\r
+#define PCSR1_D8 _pcsr1.bit._D8\r
+#define PCSR1_D9 _pcsr1.bit._D9\r
+#define PCSR1_D10 _pcsr1.bit._D10\r
+#define PCSR1_D11 _pcsr1.bit._D11\r
+#define PCSR1_D12 _pcsr1.bit._D12\r
+#define PCSR1_D13 _pcsr1.bit._D13\r
+#define PCSR1_D14 _pcsr1.bit._D14\r
+#define PCSR1_D15 _pcsr1.bit._D15\r
+#define PCSR1_D _pcsr1.bitc._D\r
+__IO_EXTERN __io PDUT1STR _pdut1;  \r
+#define PDUT1 _pdut1.word\r
+#define PDUT1_D0 _pdut1.bit._D0\r
+#define PDUT1_D1 _pdut1.bit._D1\r
+#define PDUT1_D2 _pdut1.bit._D2\r
+#define PDUT1_D3 _pdut1.bit._D3\r
+#define PDUT1_D4 _pdut1.bit._D4\r
+#define PDUT1_D5 _pdut1.bit._D5\r
+#define PDUT1_D6 _pdut1.bit._D6\r
+#define PDUT1_D7 _pdut1.bit._D7\r
+#define PDUT1_D8 _pdut1.bit._D8\r
+#define PDUT1_D9 _pdut1.bit._D9\r
+#define PDUT1_D10 _pdut1.bit._D10\r
+#define PDUT1_D11 _pdut1.bit._D11\r
+#define PDUT1_D12 _pdut1.bit._D12\r
+#define PDUT1_D13 _pdut1.bit._D13\r
+#define PDUT1_D14 _pdut1.bit._D14\r
+#define PDUT1_D15 _pdut1.bit._D15\r
+#define PDUT1_D _pdut1.bitc._D\r
+__IO_EXTERN __io PCN1STR _pcn1;  \r
+#define PCN1 _pcn1.word\r
+#define PCN1_OSEL _pcn1.bit._OSEL\r
+#define PCN1_OE _pcn1.bit._OE\r
+#define PCN1_IRS0 _pcn1.bit._IRS0\r
+#define PCN1_IRS1 _pcn1.bit._IRS1\r
+#define PCN1_IRQF _pcn1.bit._IRQF\r
+#define PCN1_IREN _pcn1.bit._IREN\r
+#define PCN1_EGS0 _pcn1.bit._EGS0\r
+#define PCN1_EGS1 _pcn1.bit._EGS1\r
+#define PCN1_PGMS _pcn1.bit._PGMS\r
+#define PCN1_CKS0 _pcn1.bit._CKS0\r
+#define PCN1_CKS1 _pcn1.bit._CKS1\r
+#define PCN1_RTRG _pcn1.bit._RTRG\r
+#define PCN1_MDSE _pcn1.bit._MDSE\r
+#define PCN1_STGR _pcn1.bit._STGR\r
+#define PCN1_CNTE _pcn1.bit._CNTE\r
+#define PCN1_IRS _pcn1.bitc._IRS\r
+#define PCN1_EGS _pcn1.bitc._EGS\r
+#define PCN1_CKS _pcn1.bitc._CKS\r
+__IO_EXTERN __io PCNL1STR _pcnl1;  \r
+#define PCNL1 _pcnl1.byte\r
+#define PCNL1_OSEL _pcnl1.bit._OSEL\r
+#define PCNL1_OE _pcnl1.bit._OE\r
+#define PCNL1_IRS0 _pcnl1.bit._IRS0\r
+#define PCNL1_IRS1 _pcnl1.bit._IRS1\r
+#define PCNL1_IRQF _pcnl1.bit._IRQF\r
+#define PCNL1_IREN _pcnl1.bit._IREN\r
+#define PCNL1_EGS0 _pcnl1.bit._EGS0\r
+#define PCNL1_EGS1 _pcnl1.bit._EGS1\r
+#define PCNL1_IRS _pcnl1.bitc._IRS\r
+#define PCNL1_EGS _pcnl1.bitc._EGS\r
+__IO_EXTERN __io PCNH1STR _pcnh1;  \r
+#define PCNH1 _pcnh1.byte\r
+#define PCNH1_PGMS _pcnh1.bit._PGMS\r
+#define PCNH1_CKS0 _pcnh1.bit._CKS0\r
+#define PCNH1_CKS1 _pcnh1.bit._CKS1\r
+#define PCNH1_RTRG _pcnh1.bit._RTRG\r
+#define PCNH1_MDSE _pcnh1.bit._MDSE\r
+#define PCNH1_STGR _pcnh1.bit._STGR\r
+#define PCNH1_CNTE _pcnh1.bit._CNTE\r
+#define PCNH1_CKS _pcnh1.bitc._CKS\r
+__IO_EXTERN __io PTMR2STR _ptmr2;  \r
+#define PTMR2 _ptmr2.word\r
+#define PTMR2_D0 _ptmr2.bit._D0\r
+#define PTMR2_D1 _ptmr2.bit._D1\r
+#define PTMR2_D2 _ptmr2.bit._D2\r
+#define PTMR2_D3 _ptmr2.bit._D3\r
+#define PTMR2_D4 _ptmr2.bit._D4\r
+#define PTMR2_D5 _ptmr2.bit._D5\r
+#define PTMR2_D6 _ptmr2.bit._D6\r
+#define PTMR2_D7 _ptmr2.bit._D7\r
+#define PTMR2_D8 _ptmr2.bit._D8\r
+#define PTMR2_D9 _ptmr2.bit._D9\r
+#define PTMR2_D10 _ptmr2.bit._D10\r
+#define PTMR2_D11 _ptmr2.bit._D11\r
+#define PTMR2_D12 _ptmr2.bit._D12\r
+#define PTMR2_D13 _ptmr2.bit._D13\r
+#define PTMR2_D14 _ptmr2.bit._D14\r
+#define PTMR2_D15 _ptmr2.bit._D15\r
+#define PTMR2_D _ptmr2.bitc._D\r
+__IO_EXTERN __io PCSR2STR _pcsr2;  \r
+#define PCSR2 _pcsr2.word\r
+#define PCSR2_D0 _pcsr2.bit._D0\r
+#define PCSR2_D1 _pcsr2.bit._D1\r
+#define PCSR2_D2 _pcsr2.bit._D2\r
+#define PCSR2_D3 _pcsr2.bit._D3\r
+#define PCSR2_D4 _pcsr2.bit._D4\r
+#define PCSR2_D5 _pcsr2.bit._D5\r
+#define PCSR2_D6 _pcsr2.bit._D6\r
+#define PCSR2_D7 _pcsr2.bit._D7\r
+#define PCSR2_D8 _pcsr2.bit._D8\r
+#define PCSR2_D9 _pcsr2.bit._D9\r
+#define PCSR2_D10 _pcsr2.bit._D10\r
+#define PCSR2_D11 _pcsr2.bit._D11\r
+#define PCSR2_D12 _pcsr2.bit._D12\r
+#define PCSR2_D13 _pcsr2.bit._D13\r
+#define PCSR2_D14 _pcsr2.bit._D14\r
+#define PCSR2_D15 _pcsr2.bit._D15\r
+#define PCSR2_D _pcsr2.bitc._D\r
+__IO_EXTERN __io PDUT2STR _pdut2;  \r
+#define PDUT2 _pdut2.word\r
+#define PDUT2_D0 _pdut2.bit._D0\r
+#define PDUT2_D1 _pdut2.bit._D1\r
+#define PDUT2_D2 _pdut2.bit._D2\r
+#define PDUT2_D3 _pdut2.bit._D3\r
+#define PDUT2_D4 _pdut2.bit._D4\r
+#define PDUT2_D5 _pdut2.bit._D5\r
+#define PDUT2_D6 _pdut2.bit._D6\r
+#define PDUT2_D7 _pdut2.bit._D7\r
+#define PDUT2_D8 _pdut2.bit._D8\r
+#define PDUT2_D9 _pdut2.bit._D9\r
+#define PDUT2_D10 _pdut2.bit._D10\r
+#define PDUT2_D11 _pdut2.bit._D11\r
+#define PDUT2_D12 _pdut2.bit._D12\r
+#define PDUT2_D13 _pdut2.bit._D13\r
+#define PDUT2_D14 _pdut2.bit._D14\r
+#define PDUT2_D15 _pdut2.bit._D15\r
+#define PDUT2_D _pdut2.bitc._D\r
+__IO_EXTERN __io PCN2STR _pcn2;  \r
+#define PCN2 _pcn2.word\r
+#define PCN2_OSEL _pcn2.bit._OSEL\r
+#define PCN2_OE _pcn2.bit._OE\r
+#define PCN2_IRS0 _pcn2.bit._IRS0\r
+#define PCN2_IRS1 _pcn2.bit._IRS1\r
+#define PCN2_IRQF _pcn2.bit._IRQF\r
+#define PCN2_IREN _pcn2.bit._IREN\r
+#define PCN2_EGS0 _pcn2.bit._EGS0\r
+#define PCN2_EGS1 _pcn2.bit._EGS1\r
+#define PCN2_PGMS _pcn2.bit._PGMS\r
+#define PCN2_CKS0 _pcn2.bit._CKS0\r
+#define PCN2_CKS1 _pcn2.bit._CKS1\r
+#define PCN2_RTRG _pcn2.bit._RTRG\r
+#define PCN2_MDSE _pcn2.bit._MDSE\r
+#define PCN2_STGR _pcn2.bit._STGR\r
+#define PCN2_CNTE _pcn2.bit._CNTE\r
+#define PCN2_IRS _pcn2.bitc._IRS\r
+#define PCN2_EGS _pcn2.bitc._EGS\r
+#define PCN2_CKS _pcn2.bitc._CKS\r
+__IO_EXTERN __io PCNL2STR _pcnl2;  \r
+#define PCNL2 _pcnl2.byte\r
+#define PCNL2_OSEL _pcnl2.bit._OSEL\r
+#define PCNL2_OE _pcnl2.bit._OE\r
+#define PCNL2_IRS0 _pcnl2.bit._IRS0\r
+#define PCNL2_IRS1 _pcnl2.bit._IRS1\r
+#define PCNL2_IRQF _pcnl2.bit._IRQF\r
+#define PCNL2_IREN _pcnl2.bit._IREN\r
+#define PCNL2_EGS0 _pcnl2.bit._EGS0\r
+#define PCNL2_EGS1 _pcnl2.bit._EGS1\r
+#define PCNL2_IRS _pcnl2.bitc._IRS\r
+#define PCNL2_EGS _pcnl2.bitc._EGS\r
+__IO_EXTERN __io PCNH2STR _pcnh2;  \r
+#define PCNH2 _pcnh2.byte\r
+#define PCNH2_PGMS _pcnh2.bit._PGMS\r
+#define PCNH2_CKS0 _pcnh2.bit._CKS0\r
+#define PCNH2_CKS1 _pcnh2.bit._CKS1\r
+#define PCNH2_RTRG _pcnh2.bit._RTRG\r
+#define PCNH2_MDSE _pcnh2.bit._MDSE\r
+#define PCNH2_STGR _pcnh2.bit._STGR\r
+#define PCNH2_CNTE _pcnh2.bit._CNTE\r
+#define PCNH2_CKS _pcnh2.bitc._CKS\r
+__IO_EXTERN __io PTMR3STR _ptmr3;  \r
+#define PTMR3 _ptmr3.word\r
+#define PTMR3_D0 _ptmr3.bit._D0\r
+#define PTMR3_D1 _ptmr3.bit._D1\r
+#define PTMR3_D2 _ptmr3.bit._D2\r
+#define PTMR3_D3 _ptmr3.bit._D3\r
+#define PTMR3_D4 _ptmr3.bit._D4\r
+#define PTMR3_D5 _ptmr3.bit._D5\r
+#define PTMR3_D6 _ptmr3.bit._D6\r
+#define PTMR3_D7 _ptmr3.bit._D7\r
+#define PTMR3_D8 _ptmr3.bit._D8\r
+#define PTMR3_D9 _ptmr3.bit._D9\r
+#define PTMR3_D10 _ptmr3.bit._D10\r
+#define PTMR3_D11 _ptmr3.bit._D11\r
+#define PTMR3_D12 _ptmr3.bit._D12\r
+#define PTMR3_D13 _ptmr3.bit._D13\r
+#define PTMR3_D14 _ptmr3.bit._D14\r
+#define PTMR3_D15 _ptmr3.bit._D15\r
+#define PTMR3_D _ptmr3.bitc._D\r
+__IO_EXTERN __io PCSR3STR _pcsr3;  \r
+#define PCSR3 _pcsr3.word\r
+#define PCSR3_D0 _pcsr3.bit._D0\r
+#define PCSR3_D1 _pcsr3.bit._D1\r
+#define PCSR3_D2 _pcsr3.bit._D2\r
+#define PCSR3_D3 _pcsr3.bit._D3\r
+#define PCSR3_D4 _pcsr3.bit._D4\r
+#define PCSR3_D5 _pcsr3.bit._D5\r
+#define PCSR3_D6 _pcsr3.bit._D6\r
+#define PCSR3_D7 _pcsr3.bit._D7\r
+#define PCSR3_D8 _pcsr3.bit._D8\r
+#define PCSR3_D9 _pcsr3.bit._D9\r
+#define PCSR3_D10 _pcsr3.bit._D10\r
+#define PCSR3_D11 _pcsr3.bit._D11\r
+#define PCSR3_D12 _pcsr3.bit._D12\r
+#define PCSR3_D13 _pcsr3.bit._D13\r
+#define PCSR3_D14 _pcsr3.bit._D14\r
+#define PCSR3_D15 _pcsr3.bit._D15\r
+#define PCSR3_D _pcsr3.bitc._D\r
+__IO_EXTERN __io PDUT3STR _pdut3;  \r
+#define PDUT3 _pdut3.word\r
+#define PDUT3_D0 _pdut3.bit._D0\r
+#define PDUT3_D1 _pdut3.bit._D1\r
+#define PDUT3_D2 _pdut3.bit._D2\r
+#define PDUT3_D3 _pdut3.bit._D3\r
+#define PDUT3_D4 _pdut3.bit._D4\r
+#define PDUT3_D5 _pdut3.bit._D5\r
+#define PDUT3_D6 _pdut3.bit._D6\r
+#define PDUT3_D7 _pdut3.bit._D7\r
+#define PDUT3_D8 _pdut3.bit._D8\r
+#define PDUT3_D9 _pdut3.bit._D9\r
+#define PDUT3_D10 _pdut3.bit._D10\r
+#define PDUT3_D11 _pdut3.bit._D11\r
+#define PDUT3_D12 _pdut3.bit._D12\r
+#define PDUT3_D13 _pdut3.bit._D13\r
+#define PDUT3_D14 _pdut3.bit._D14\r
+#define PDUT3_D15 _pdut3.bit._D15\r
+#define PDUT3_D _pdut3.bitc._D\r
+__IO_EXTERN __io PCN3STR _pcn3;  \r
+#define PCN3 _pcn3.word\r
+#define PCN3_OSEL _pcn3.bit._OSEL\r
+#define PCN3_OE _pcn3.bit._OE\r
+#define PCN3_IRS0 _pcn3.bit._IRS0\r
+#define PCN3_IRS1 _pcn3.bit._IRS1\r
+#define PCN3_IRQF _pcn3.bit._IRQF\r
+#define PCN3_IREN _pcn3.bit._IREN\r
+#define PCN3_EGS0 _pcn3.bit._EGS0\r
+#define PCN3_EGS1 _pcn3.bit._EGS1\r
+#define PCN3_PGMS _pcn3.bit._PGMS\r
+#define PCN3_CKS0 _pcn3.bit._CKS0\r
+#define PCN3_CKS1 _pcn3.bit._CKS1\r
+#define PCN3_RTRG _pcn3.bit._RTRG\r
+#define PCN3_MDSE _pcn3.bit._MDSE\r
+#define PCN3_STGR _pcn3.bit._STGR\r
+#define PCN3_CNTE _pcn3.bit._CNTE\r
+#define PCN3_IRS _pcn3.bitc._IRS\r
+#define PCN3_EGS _pcn3.bitc._EGS\r
+#define PCN3_CKS _pcn3.bitc._CKS\r
+__IO_EXTERN __io PCNL3STR _pcnl3;  \r
+#define PCNL3 _pcnl3.byte\r
+#define PCNL3_OSEL _pcnl3.bit._OSEL\r
+#define PCNL3_OE _pcnl3.bit._OE\r
+#define PCNL3_IRS0 _pcnl3.bit._IRS0\r
+#define PCNL3_IRS1 _pcnl3.bit._IRS1\r
+#define PCNL3_IRQF _pcnl3.bit._IRQF\r
+#define PCNL3_IREN _pcnl3.bit._IREN\r
+#define PCNL3_EGS0 _pcnl3.bit._EGS0\r
+#define PCNL3_EGS1 _pcnl3.bit._EGS1\r
+#define PCNL3_IRS _pcnl3.bitc._IRS\r
+#define PCNL3_EGS _pcnl3.bitc._EGS\r
+__IO_EXTERN __io PCNH3STR _pcnh3;  \r
+#define PCNH3 _pcnh3.byte\r
+#define PCNH3_PGMS _pcnh3.bit._PGMS\r
+#define PCNH3_CKS0 _pcnh3.bit._CKS0\r
+#define PCNH3_CKS1 _pcnh3.bit._CKS1\r
+#define PCNH3_RTRG _pcnh3.bit._RTRG\r
+#define PCNH3_MDSE _pcnh3.bit._MDSE\r
+#define PCNH3_STGR _pcnh3.bit._STGR\r
+#define PCNH3_CNTE _pcnh3.bit._CNTE\r
+#define PCNH3_CKS _pcnh3.bitc._CKS\r
+__IO_EXTERN __io GCN11STR _gcn11;  \r
+#define GCN11 _gcn11.word\r
+#define GCN11_TSEL00 _gcn11.bit._TSEL00\r
+#define GCN11_TSEL01 _gcn11.bit._TSEL01\r
+#define GCN11_TSEL02 _gcn11.bit._TSEL02\r
+#define GCN11_TSEL03 _gcn11.bit._TSEL03\r
+#define GCN11_TSEL10 _gcn11.bit._TSEL10\r
+#define GCN11_TSEL11 _gcn11.bit._TSEL11\r
+#define GCN11_TSEL12 _gcn11.bit._TSEL12\r
+#define GCN11_TSEL13 _gcn11.bit._TSEL13\r
+#define GCN11_TSEL20 _gcn11.bit._TSEL20\r
+#define GCN11_TSEL21 _gcn11.bit._TSEL21\r
+#define GCN11_TSEL22 _gcn11.bit._TSEL22\r
+#define GCN11_TSEL23 _gcn11.bit._TSEL23\r
+#define GCN11_TSEL30 _gcn11.bit._TSEL30\r
+#define GCN11_TSEL31 _gcn11.bit._TSEL31\r
+#define GCN11_TSEL32 _gcn11.bit._TSEL32\r
+#define GCN11_TSEL33 _gcn11.bit._TSEL33\r
+#define GCN11_TSEL0 _gcn11.bitc._TSEL0\r
+#define GCN11_TSEL1 _gcn11.bitc._TSEL1\r
+#define GCN11_TSEL2 _gcn11.bitc._TSEL2\r
+#define GCN11_TSEL3 _gcn11.bitc._TSEL3\r
+__IO_EXTERN __io GCN1L1STR _gcn1l1;  \r
+#define GCN1L1 _gcn1l1.byte\r
+#define GCN1L1_TSEL00 _gcn1l1.bit._TSEL00\r
+#define GCN1L1_TSEL01 _gcn1l1.bit._TSEL01\r
+#define GCN1L1_TSEL02 _gcn1l1.bit._TSEL02\r
+#define GCN1L1_TSEL03 _gcn1l1.bit._TSEL03\r
+#define GCN1L1_TSEL10 _gcn1l1.bit._TSEL10\r
+#define GCN1L1_TSEL11 _gcn1l1.bit._TSEL11\r
+#define GCN1L1_TSEL12 _gcn1l1.bit._TSEL12\r
+#define GCN1L1_TSEL13 _gcn1l1.bit._TSEL13\r
+#define GCN1L1_TSEL0 _gcn1l1.bitc._TSEL0\r
+#define GCN1L1_TSEL1 _gcn1l1.bitc._TSEL1\r
+__IO_EXTERN __io GCN1H1STR _gcn1h1;  \r
+#define GCN1H1 _gcn1h1.byte\r
+#define GCN1H1_TSEL20 _gcn1h1.bit._TSEL20\r
+#define GCN1H1_TSEL21 _gcn1h1.bit._TSEL21\r
+#define GCN1H1_TSEL22 _gcn1h1.bit._TSEL22\r
+#define GCN1H1_TSEL23 _gcn1h1.bit._TSEL23\r
+#define GCN1H1_TSEL30 _gcn1h1.bit._TSEL30\r
+#define GCN1H1_TSEL31 _gcn1h1.bit._TSEL31\r
+#define GCN1H1_TSEL32 _gcn1h1.bit._TSEL32\r
+#define GCN1H1_TSEL33 _gcn1h1.bit._TSEL33\r
+#define GCN1H1_TSEL2 _gcn1h1.bitc._TSEL2\r
+#define GCN1H1_TSEL3 _gcn1h1.bitc._TSEL3\r
+__IO_EXTERN __io GCN21STR _gcn21;  \r
+#define GCN21 _gcn21.word\r
+#define GCN21_EN0 _gcn21.bit._EN0\r
+#define GCN21_EN1 _gcn21.bit._EN1\r
+#define GCN21_EN2 _gcn21.bit._EN2\r
+#define GCN21_EN3 _gcn21.bit._EN3\r
+#define GCN21_CKSEL0 _gcn21.bit._CKSEL0\r
+#define GCN21_CKSEL1 _gcn21.bit._CKSEL1\r
+#define GCN21_CKSEL2 _gcn21.bit._CKSEL2\r
+#define GCN21_CKSEL3 _gcn21.bit._CKSEL3\r
+#define GCN21_CKSEL _gcn21.bitc._CKSEL\r
+__IO_EXTERN __io GCN2L1STR _gcn2l1;  \r
+#define GCN2L1 _gcn2l1.byte\r
+#define GCN2L1_EN0 _gcn2l1.bit._EN0\r
+#define GCN2L1_EN1 _gcn2l1.bit._EN1\r
+#define GCN2L1_EN2 _gcn2l1.bit._EN2\r
+#define GCN2L1_EN3 _gcn2l1.bit._EN3\r
+__IO_EXTERN __io GCN2H1STR _gcn2h1;  \r
+#define GCN2H1 _gcn2h1.byte\r
+#define GCN2H1_CKSEL0 _gcn2h1.bit._CKSEL0\r
+#define GCN2H1_CKSEL1 _gcn2h1.bit._CKSEL1\r
+#define GCN2H1_CKSEL2 _gcn2h1.bit._CKSEL2\r
+#define GCN2H1_CKSEL3 _gcn2h1.bit._CKSEL3\r
+#define GCN2H1_CKSEL _gcn2h1.bitc._CKSEL\r
+__IO_EXTERN __io PTMR4STR _ptmr4;  \r
+#define PTMR4 _ptmr4.word\r
+#define PTMR4_D0 _ptmr4.bit._D0\r
+#define PTMR4_D1 _ptmr4.bit._D1\r
+#define PTMR4_D2 _ptmr4.bit._D2\r
+#define PTMR4_D3 _ptmr4.bit._D3\r
+#define PTMR4_D4 _ptmr4.bit._D4\r
+#define PTMR4_D5 _ptmr4.bit._D5\r
+#define PTMR4_D6 _ptmr4.bit._D6\r
+#define PTMR4_D7 _ptmr4.bit._D7\r
+#define PTMR4_D8 _ptmr4.bit._D8\r
+#define PTMR4_D9 _ptmr4.bit._D9\r
+#define PTMR4_D10 _ptmr4.bit._D10\r
+#define PTMR4_D11 _ptmr4.bit._D11\r
+#define PTMR4_D12 _ptmr4.bit._D12\r
+#define PTMR4_D13 _ptmr4.bit._D13\r
+#define PTMR4_D14 _ptmr4.bit._D14\r
+#define PTMR4_D15 _ptmr4.bit._D15\r
+#define PTMR4_D _ptmr4.bitc._D\r
+__IO_EXTERN __io PCSR4STR _pcsr4;  \r
+#define PCSR4 _pcsr4.word\r
+#define PCSR4_D0 _pcsr4.bit._D0\r
+#define PCSR4_D1 _pcsr4.bit._D1\r
+#define PCSR4_D2 _pcsr4.bit._D2\r
+#define PCSR4_D3 _pcsr4.bit._D3\r
+#define PCSR4_D4 _pcsr4.bit._D4\r
+#define PCSR4_D5 _pcsr4.bit._D5\r
+#define PCSR4_D6 _pcsr4.bit._D6\r
+#define PCSR4_D7 _pcsr4.bit._D7\r
+#define PCSR4_D8 _pcsr4.bit._D8\r
+#define PCSR4_D9 _pcsr4.bit._D9\r
+#define PCSR4_D10 _pcsr4.bit._D10\r
+#define PCSR4_D11 _pcsr4.bit._D11\r
+#define PCSR4_D12 _pcsr4.bit._D12\r
+#define PCSR4_D13 _pcsr4.bit._D13\r
+#define PCSR4_D14 _pcsr4.bit._D14\r
+#define PCSR4_D15 _pcsr4.bit._D15\r
+#define PCSR4_D _pcsr4.bitc._D\r
+__IO_EXTERN __io PDUT4STR _pdut4;  \r
+#define PDUT4 _pdut4.word\r
+#define PDUT4_D0 _pdut4.bit._D0\r
+#define PDUT4_D1 _pdut4.bit._D1\r
+#define PDUT4_D2 _pdut4.bit._D2\r
+#define PDUT4_D3 _pdut4.bit._D3\r
+#define PDUT4_D4 _pdut4.bit._D4\r
+#define PDUT4_D5 _pdut4.bit._D5\r
+#define PDUT4_D6 _pdut4.bit._D6\r
+#define PDUT4_D7 _pdut4.bit._D7\r
+#define PDUT4_D8 _pdut4.bit._D8\r
+#define PDUT4_D9 _pdut4.bit._D9\r
+#define PDUT4_D10 _pdut4.bit._D10\r
+#define PDUT4_D11 _pdut4.bit._D11\r
+#define PDUT4_D12 _pdut4.bit._D12\r
+#define PDUT4_D13 _pdut4.bit._D13\r
+#define PDUT4_D14 _pdut4.bit._D14\r
+#define PDUT4_D15 _pdut4.bit._D15\r
+#define PDUT4_D _pdut4.bitc._D\r
+__IO_EXTERN __io PCN4STR _pcn4;  \r
+#define PCN4 _pcn4.word\r
+#define PCN4_OSEL _pcn4.bit._OSEL\r
+#define PCN4_OE _pcn4.bit._OE\r
+#define PCN4_IRS0 _pcn4.bit._IRS0\r
+#define PCN4_IRS1 _pcn4.bit._IRS1\r
+#define PCN4_IRQF _pcn4.bit._IRQF\r
+#define PCN4_IREN _pcn4.bit._IREN\r
+#define PCN4_EGS0 _pcn4.bit._EGS0\r
+#define PCN4_EGS1 _pcn4.bit._EGS1\r
+#define PCN4_PGMS _pcn4.bit._PGMS\r
+#define PCN4_CKS0 _pcn4.bit._CKS0\r
+#define PCN4_CKS1 _pcn4.bit._CKS1\r
+#define PCN4_RTRG _pcn4.bit._RTRG\r
+#define PCN4_MDSE _pcn4.bit._MDSE\r
+#define PCN4_STGR _pcn4.bit._STGR\r
+#define PCN4_CNTE _pcn4.bit._CNTE\r
+#define PCN4_IRS _pcn4.bitc._IRS\r
+#define PCN4_EGS _pcn4.bitc._EGS\r
+#define PCN4_CKS _pcn4.bitc._CKS\r
+__IO_EXTERN __io PCNL4STR _pcnl4;  \r
+#define PCNL4 _pcnl4.byte\r
+#define PCNL4_OSEL _pcnl4.bit._OSEL\r
+#define PCNL4_OE _pcnl4.bit._OE\r
+#define PCNL4_IRS0 _pcnl4.bit._IRS0\r
+#define PCNL4_IRS1 _pcnl4.bit._IRS1\r
+#define PCNL4_IRQF _pcnl4.bit._IRQF\r
+#define PCNL4_IREN _pcnl4.bit._IREN\r
+#define PCNL4_EGS0 _pcnl4.bit._EGS0\r
+#define PCNL4_EGS1 _pcnl4.bit._EGS1\r
+#define PCNL4_IRS _pcnl4.bitc._IRS\r
+#define PCNL4_EGS _pcnl4.bitc._EGS\r
+__IO_EXTERN __io PCNH4STR _pcnh4;  \r
+#define PCNH4 _pcnh4.byte\r
+#define PCNH4_PGMS _pcnh4.bit._PGMS\r
+#define PCNH4_CKS0 _pcnh4.bit._CKS0\r
+#define PCNH4_CKS1 _pcnh4.bit._CKS1\r
+#define PCNH4_RTRG _pcnh4.bit._RTRG\r
+#define PCNH4_MDSE _pcnh4.bit._MDSE\r
+#define PCNH4_STGR _pcnh4.bit._STGR\r
+#define PCNH4_CNTE _pcnh4.bit._CNTE\r
+#define PCNH4_CKS _pcnh4.bitc._CKS\r
+__IO_EXTERN __io PTMR5STR _ptmr5;  \r
+#define PTMR5 _ptmr5.word\r
+#define PTMR5_D0 _ptmr5.bit._D0\r
+#define PTMR5_D1 _ptmr5.bit._D1\r
+#define PTMR5_D2 _ptmr5.bit._D2\r
+#define PTMR5_D3 _ptmr5.bit._D3\r
+#define PTMR5_D4 _ptmr5.bit._D4\r
+#define PTMR5_D5 _ptmr5.bit._D5\r
+#define PTMR5_D6 _ptmr5.bit._D6\r
+#define PTMR5_D7 _ptmr5.bit._D7\r
+#define PTMR5_D8 _ptmr5.bit._D8\r
+#define PTMR5_D9 _ptmr5.bit._D9\r
+#define PTMR5_D10 _ptmr5.bit._D10\r
+#define PTMR5_D11 _ptmr5.bit._D11\r
+#define PTMR5_D12 _ptmr5.bit._D12\r
+#define PTMR5_D13 _ptmr5.bit._D13\r
+#define PTMR5_D14 _ptmr5.bit._D14\r
+#define PTMR5_D15 _ptmr5.bit._D15\r
+#define PTMR5_D _ptmr5.bitc._D\r
+__IO_EXTERN __io PCSR5STR _pcsr5;  \r
+#define PCSR5 _pcsr5.word\r
+#define PCSR5_D0 _pcsr5.bit._D0\r
+#define PCSR5_D1 _pcsr5.bit._D1\r
+#define PCSR5_D2 _pcsr5.bit._D2\r
+#define PCSR5_D3 _pcsr5.bit._D3\r
+#define PCSR5_D4 _pcsr5.bit._D4\r
+#define PCSR5_D5 _pcsr5.bit._D5\r
+#define PCSR5_D6 _pcsr5.bit._D6\r
+#define PCSR5_D7 _pcsr5.bit._D7\r
+#define PCSR5_D8 _pcsr5.bit._D8\r
+#define PCSR5_D9 _pcsr5.bit._D9\r
+#define PCSR5_D10 _pcsr5.bit._D10\r
+#define PCSR5_D11 _pcsr5.bit._D11\r
+#define PCSR5_D12 _pcsr5.bit._D12\r
+#define PCSR5_D13 _pcsr5.bit._D13\r
+#define PCSR5_D14 _pcsr5.bit._D14\r
+#define PCSR5_D15 _pcsr5.bit._D15\r
+#define PCSR5_D _pcsr5.bitc._D\r
+__IO_EXTERN __io PDUT5STR _pdut5;  \r
+#define PDUT5 _pdut5.word\r
+#define PDUT5_D0 _pdut5.bit._D0\r
+#define PDUT5_D1 _pdut5.bit._D1\r
+#define PDUT5_D2 _pdut5.bit._D2\r
+#define PDUT5_D3 _pdut5.bit._D3\r
+#define PDUT5_D4 _pdut5.bit._D4\r
+#define PDUT5_D5 _pdut5.bit._D5\r
+#define PDUT5_D6 _pdut5.bit._D6\r
+#define PDUT5_D7 _pdut5.bit._D7\r
+#define PDUT5_D8 _pdut5.bit._D8\r
+#define PDUT5_D9 _pdut5.bit._D9\r
+#define PDUT5_D10 _pdut5.bit._D10\r
+#define PDUT5_D11 _pdut5.bit._D11\r
+#define PDUT5_D12 _pdut5.bit._D12\r
+#define PDUT5_D13 _pdut5.bit._D13\r
+#define PDUT5_D14 _pdut5.bit._D14\r
+#define PDUT5_D15 _pdut5.bit._D15\r
+#define PDUT5_D _pdut5.bitc._D\r
+__IO_EXTERN __io PCN5STR _pcn5;  \r
+#define PCN5 _pcn5.word\r
+#define PCN5_OSEL _pcn5.bit._OSEL\r
+#define PCN5_OE _pcn5.bit._OE\r
+#define PCN5_IRS0 _pcn5.bit._IRS0\r
+#define PCN5_IRS1 _pcn5.bit._IRS1\r
+#define PCN5_IRQF _pcn5.bit._IRQF\r
+#define PCN5_IREN _pcn5.bit._IREN\r
+#define PCN5_EGS0 _pcn5.bit._EGS0\r
+#define PCN5_EGS1 _pcn5.bit._EGS1\r
+#define PCN5_PGMS _pcn5.bit._PGMS\r
+#define PCN5_CKS0 _pcn5.bit._CKS0\r
+#define PCN5_CKS1 _pcn5.bit._CKS1\r
+#define PCN5_RTRG _pcn5.bit._RTRG\r
+#define PCN5_MDSE _pcn5.bit._MDSE\r
+#define PCN5_STGR _pcn5.bit._STGR\r
+#define PCN5_CNTE _pcn5.bit._CNTE\r
+#define PCN5_IRS _pcn5.bitc._IRS\r
+#define PCN5_EGS _pcn5.bitc._EGS\r
+#define PCN5_CKS _pcn5.bitc._CKS\r
+__IO_EXTERN __io PCNL5STR _pcnl5;  \r
+#define PCNL5 _pcnl5.byte\r
+#define PCNL5_OSEL _pcnl5.bit._OSEL\r
+#define PCNL5_OE _pcnl5.bit._OE\r
+#define PCNL5_IRS0 _pcnl5.bit._IRS0\r
+#define PCNL5_IRS1 _pcnl5.bit._IRS1\r
+#define PCNL5_IRQF _pcnl5.bit._IRQF\r
+#define PCNL5_IREN _pcnl5.bit._IREN\r
+#define PCNL5_EGS0 _pcnl5.bit._EGS0\r
+#define PCNL5_EGS1 _pcnl5.bit._EGS1\r
+#define PCNL5_IRS _pcnl5.bitc._IRS\r
+#define PCNL5_EGS _pcnl5.bitc._EGS\r
+__IO_EXTERN __io PCNH5STR _pcnh5;  \r
+#define PCNH5 _pcnh5.byte\r
+#define PCNH5_PGMS _pcnh5.bit._PGMS\r
+#define PCNH5_CKS0 _pcnh5.bit._CKS0\r
+#define PCNH5_CKS1 _pcnh5.bit._CKS1\r
+#define PCNH5_RTRG _pcnh5.bit._RTRG\r
+#define PCNH5_MDSE _pcnh5.bit._MDSE\r
+#define PCNH5_STGR _pcnh5.bit._STGR\r
+#define PCNH5_CNTE _pcnh5.bit._CNTE\r
+#define PCNH5_CKS _pcnh5.bitc._CKS\r
+__IO_EXTERN __io IBSR0STR _ibsr0;  \r
+#define IBSR0 _ibsr0.byte\r
+#define IBSR0_ADT _ibsr0.bit._ADT\r
+#define IBSR0_GCA _ibsr0.bit._GCA\r
+#define IBSR0_AAS _ibsr0.bit._AAS\r
+#define IBSR0_TRX _ibsr0.bit._TRX\r
+#define IBSR0_LRB _ibsr0.bit._LRB\r
+#define IBSR0_AL _ibsr0.bit._AL\r
+#define IBSR0_RSC _ibsr0.bit._RSC\r
+#define IBSR0_BB _ibsr0.bit._BB\r
+__IO_EXTERN __io IBCR0STR _ibcr0;  \r
+#define IBCR0 _ibcr0.byte\r
+#define IBCR0_INT _ibcr0.bit._INT\r
+#define IBCR0_INTE _ibcr0.bit._INTE\r
+#define IBCR0_GCAA _ibcr0.bit._GCAA\r
+#define IBCR0_ACK _ibcr0.bit._ACK\r
+#define IBCR0_MSS _ibcr0.bit._MSS\r
+#define IBCR0_SCC _ibcr0.bit._SCC\r
+#define IBCR0_BEIE _ibcr0.bit._BEIE\r
+#define IBCR0_BER _ibcr0.bit._BER\r
+__IO_EXTERN __io ITBA0STR _itba0;  \r
+#define ITBA0 _itba0.word\r
+#define ITBA0_TA0 _itba0.bit._TA0\r
+#define ITBA0_TA1 _itba0.bit._TA1\r
+#define ITBA0_TA2 _itba0.bit._TA2\r
+#define ITBA0_TA3 _itba0.bit._TA3\r
+#define ITBA0_TA4 _itba0.bit._TA4\r
+#define ITBA0_TA5 _itba0.bit._TA5\r
+#define ITBA0_TA6 _itba0.bit._TA6\r
+#define ITBA0_TA7 _itba0.bit._TA7\r
+#define ITBA0_TA8 _itba0.bit._TA8\r
+#define ITBA0_TA9 _itba0.bit._TA9\r
+#define ITBA0_TA _itba0.bitc._TA\r
+__IO_EXTERN __io ITBAL0STR _itbal0;  \r
+#define ITBAL0 _itbal0.byte\r
+#define ITBAL0_TA0 _itbal0.bit._TA0\r
+#define ITBAL0_TA1 _itbal0.bit._TA1\r
+#define ITBAL0_TA2 _itbal0.bit._TA2\r
+#define ITBAL0_TA3 _itbal0.bit._TA3\r
+#define ITBAL0_TA4 _itbal0.bit._TA4\r
+#define ITBAL0_TA5 _itbal0.bit._TA5\r
+#define ITBAL0_TA6 _itbal0.bit._TA6\r
+#define ITBAL0_TA7 _itbal0.bit._TA7\r
+__IO_EXTERN __io ITBAH0STR _itbah0;  \r
+#define ITBAH0 _itbah0.byte\r
+#define ITBAH0_TA8 _itbah0.bit._TA8\r
+#define ITBAH0_TA9 _itbah0.bit._TA9\r
+__IO_EXTERN __io ITMK0STR _itmk0;  \r
+#define ITMK0 _itmk0.word\r
+#define ITMK0_TM0 _itmk0.bit._TM0\r
+#define ITMK0_TM1 _itmk0.bit._TM1\r
+#define ITMK0_TM2 _itmk0.bit._TM2\r
+#define ITMK0_TM3 _itmk0.bit._TM3\r
+#define ITMK0_TM4 _itmk0.bit._TM4\r
+#define ITMK0_TM5 _itmk0.bit._TM5\r
+#define ITMK0_TM6 _itmk0.bit._TM6\r
+#define ITMK0_TM7 _itmk0.bit._TM7\r
+#define ITMK0_TM8 _itmk0.bit._TM8\r
+#define ITMK0_TM9 _itmk0.bit._TM9\r
+#define ITMK0_RAL _itmk0.bit._RAL\r
+#define ITMK0_ENTB _itmk0.bit._ENTB\r
+#define ITMK0_TM _itmk0.bitc._TM\r
+__IO_EXTERN __io ITMKL0STR _itmkl0;  \r
+#define ITMKL0 _itmkl0.byte\r
+#define ITMKL0_TM0 _itmkl0.bit._TM0\r
+#define ITMKL0_TM1 _itmkl0.bit._TM1\r
+#define ITMKL0_TM2 _itmkl0.bit._TM2\r
+#define ITMKL0_TM3 _itmkl0.bit._TM3\r
+#define ITMKL0_TM4 _itmkl0.bit._TM4\r
+#define ITMKL0_TM5 _itmkl0.bit._TM5\r
+#define ITMKL0_TM6 _itmkl0.bit._TM6\r
+#define ITMKL0_TM7 _itmkl0.bit._TM7\r
+__IO_EXTERN __io ITMKH0STR _itmkh0;  \r
+#define ITMKH0 _itmkh0.byte\r
+#define ITMKH0_TM8 _itmkh0.bit._TM8\r
+#define ITMKH0_TM9 _itmkh0.bit._TM9\r
+#define ITMKH0_RAL _itmkh0.bit._RAL\r
+#define ITMKH0_ENTB _itmkh0.bit._ENTB\r
+__IO_EXTERN __io ISBA0STR _isba0;  \r
+#define ISBA0 _isba0.byte\r
+#define ISBA0_SA0 _isba0.bit._SA0\r
+#define ISBA0_SA1 _isba0.bit._SA1\r
+#define ISBA0_SA2 _isba0.bit._SA2\r
+#define ISBA0_SA3 _isba0.bit._SA3\r
+#define ISBA0_SA4 _isba0.bit._SA4\r
+#define ISBA0_SA5 _isba0.bit._SA5\r
+#define ISBA0_SA6 _isba0.bit._SA6\r
+#define ISBA0_SA _isba0.bitc._SA\r
+__IO_EXTERN __io ISMK0STR _ismk0;  \r
+#define ISMK0 _ismk0.byte\r
+#define ISMK0_SM0 _ismk0.bit._SM0\r
+#define ISMK0_SM1 _ismk0.bit._SM1\r
+#define ISMK0_SM2 _ismk0.bit._SM2\r
+#define ISMK0_SM3 _ismk0.bit._SM3\r
+#define ISMK0_SM4 _ismk0.bit._SM4\r
+#define ISMK0_SM5 _ismk0.bit._SM5\r
+#define ISMK0_SM6 _ismk0.bit._SM6\r
+#define ISMK0_ENSB _ismk0.bit._ENSB\r
+#define ISMK0_SM _ismk0.bitc._SM\r
+__IO_EXTERN __io IDAR0STR _idar0;  \r
+#define IDAR0 _idar0.byte\r
+#define IDAR0_D0 _idar0.bit._D0\r
+#define IDAR0_D1 _idar0.bit._D1\r
+#define IDAR0_D2 _idar0.bit._D2\r
+#define IDAR0_D3 _idar0.bit._D3\r
+#define IDAR0_D4 _idar0.bit._D4\r
+#define IDAR0_D5 _idar0.bit._D5\r
+#define IDAR0_D6 _idar0.bit._D6\r
+#define IDAR0_D7 _idar0.bit._D7\r
+__IO_EXTERN __io ICCR0STR _iccr0;  \r
+#define ICCR0 _iccr0.byte\r
+#define ICCR0_CS0 _iccr0.bit._CS0\r
+#define ICCR0_CS1 _iccr0.bit._CS1\r
+#define ICCR0_CS2 _iccr0.bit._CS2\r
+#define ICCR0_CS3 _iccr0.bit._CS3\r
+#define ICCR0_CS4 _iccr0.bit._CS4\r
+#define ICCR0_EN _iccr0.bit._EN\r
+#define ICCR0_NSF _iccr0.bit._NSF\r
+#define ICCR0_CS _iccr0.bitc._CS\r
+__IO_EXTERN __io IBSR1STR _ibsr1;  \r
+#define IBSR1 _ibsr1.byte\r
+#define IBSR1_ADT _ibsr1.bit._ADT\r
+#define IBSR1_GCA _ibsr1.bit._GCA\r
+#define IBSR1_AAS _ibsr1.bit._AAS\r
+#define IBSR1_TRX _ibsr1.bit._TRX\r
+#define IBSR1_LRB _ibsr1.bit._LRB\r
+#define IBSR1_AL _ibsr1.bit._AL\r
+#define IBSR1_RSC _ibsr1.bit._RSC\r
+#define IBSR1_BB _ibsr1.bit._BB\r
+__IO_EXTERN __io IBCR1STR _ibcr1;  \r
+#define IBCR1 _ibcr1.byte\r
+#define IBCR1_INT _ibcr1.bit._INT\r
+#define IBCR1_INTE _ibcr1.bit._INTE\r
+#define IBCR1_GCAA _ibcr1.bit._GCAA\r
+#define IBCR1_ACK _ibcr1.bit._ACK\r
+#define IBCR1_MSS _ibcr1.bit._MSS\r
+#define IBCR1_SCC _ibcr1.bit._SCC\r
+#define IBCR1_BEIE _ibcr1.bit._BEIE\r
+#define IBCR1_BER _ibcr1.bit._BER\r
+__IO_EXTERN __io ITBA1STR _itba1;  \r
+#define ITBA1 _itba1.word\r
+#define ITBA1_TA0 _itba1.bit._TA0\r
+#define ITBA1_TA1 _itba1.bit._TA1\r
+#define ITBA1_TA2 _itba1.bit._TA2\r
+#define ITBA1_TA3 _itba1.bit._TA3\r
+#define ITBA1_TA4 _itba1.bit._TA4\r
+#define ITBA1_TA5 _itba1.bit._TA5\r
+#define ITBA1_TA6 _itba1.bit._TA6\r
+#define ITBA1_TA7 _itba1.bit._TA7\r
+#define ITBA1_TA8 _itba1.bit._TA8\r
+#define ITBA1_TA9 _itba1.bit._TA9\r
+#define ITBA1_TA _itba1.bitc._TA\r
+__IO_EXTERN __io ITBAL1STR _itbal1;  \r
+#define ITBAL1 _itbal1.byte\r
+#define ITBAL1_TA0 _itbal1.bit._TA0\r
+#define ITBAL1_TA1 _itbal1.bit._TA1\r
+#define ITBAL1_TA2 _itbal1.bit._TA2\r
+#define ITBAL1_TA3 _itbal1.bit._TA3\r
+#define ITBAL1_TA4 _itbal1.bit._TA4\r
+#define ITBAL1_TA5 _itbal1.bit._TA5\r
+#define ITBAL1_TA6 _itbal1.bit._TA6\r
+#define ITBAL1_TA7 _itbal1.bit._TA7\r
+__IO_EXTERN __io ITBAH1STR _itbah1;  \r
+#define ITBAH1 _itbah1.byte\r
+#define ITBAH1_TA8 _itbah1.bit._TA8\r
+#define ITBAH1_TA9 _itbah1.bit._TA9\r
+__IO_EXTERN __io ITMK1STR _itmk1;  \r
+#define ITMK1 _itmk1.word\r
+#define ITMK1_TM0 _itmk1.bit._TM0\r
+#define ITMK1_TM1 _itmk1.bit._TM1\r
+#define ITMK1_TM2 _itmk1.bit._TM2\r
+#define ITMK1_TM3 _itmk1.bit._TM3\r
+#define ITMK1_TM4 _itmk1.bit._TM4\r
+#define ITMK1_TM5 _itmk1.bit._TM5\r
+#define ITMK1_TM6 _itmk1.bit._TM6\r
+#define ITMK1_TM7 _itmk1.bit._TM7\r
+#define ITMK1_TM8 _itmk1.bit._TM8\r
+#define ITMK1_TM9 _itmk1.bit._TM9\r
+#define ITMK1_RAL _itmk1.bit._RAL\r
+#define ITMK1_ENTB _itmk1.bit._ENTB\r
+#define ITMK1_TM _itmk1.bitc._TM\r
+__IO_EXTERN __io ITMKL1STR _itmkl1;  \r
+#define ITMKL1 _itmkl1.byte\r
+#define ITMKL1_TM0 _itmkl1.bit._TM0\r
+#define ITMKL1_TM1 _itmkl1.bit._TM1\r
+#define ITMKL1_TM2 _itmkl1.bit._TM2\r
+#define ITMKL1_TM3 _itmkl1.bit._TM3\r
+#define ITMKL1_TM4 _itmkl1.bit._TM4\r
+#define ITMKL1_TM5 _itmkl1.bit._TM5\r
+#define ITMKL1_TM6 _itmkl1.bit._TM6\r
+#define ITMKL1_TM7 _itmkl1.bit._TM7\r
+__IO_EXTERN __io ITMKH1STR _itmkh1;  \r
+#define ITMKH1 _itmkh1.byte\r
+#define ITMKH1_TM8 _itmkh1.bit._TM8\r
+#define ITMKH1_TM9 _itmkh1.bit._TM9\r
+#define ITMKH1_RAL _itmkh1.bit._RAL\r
+#define ITMKH1_ENTB _itmkh1.bit._ENTB\r
+__IO_EXTERN __io ISBA1STR _isba1;  \r
+#define ISBA1 _isba1.byte\r
+#define ISBA1_SA0 _isba1.bit._SA0\r
+#define ISBA1_SA1 _isba1.bit._SA1\r
+#define ISBA1_SA2 _isba1.bit._SA2\r
+#define ISBA1_SA3 _isba1.bit._SA3\r
+#define ISBA1_SA4 _isba1.bit._SA4\r
+#define ISBA1_SA5 _isba1.bit._SA5\r
+#define ISBA1_SA6 _isba1.bit._SA6\r
+#define ISBA1_SA _isba1.bitc._SA\r
+__IO_EXTERN __io ISMK1STR _ismk1;  \r
+#define ISMK1 _ismk1.byte\r
+#define ISMK1_SM0 _ismk1.bit._SM0\r
+#define ISMK1_SM1 _ismk1.bit._SM1\r
+#define ISMK1_SM2 _ismk1.bit._SM2\r
+#define ISMK1_SM3 _ismk1.bit._SM3\r
+#define ISMK1_SM4 _ismk1.bit._SM4\r
+#define ISMK1_SM5 _ismk1.bit._SM5\r
+#define ISMK1_SM6 _ismk1.bit._SM6\r
+#define ISMK1_ENSB _ismk1.bit._ENSB\r
+#define ISMK1_SM _ismk1.bitc._SM\r
+__IO_EXTERN __io IDAR1STR _idar1;  \r
+#define IDAR1 _idar1.byte\r
+#define IDAR1_D0 _idar1.bit._D0\r
+#define IDAR1_D1 _idar1.bit._D1\r
+#define IDAR1_D2 _idar1.bit._D2\r
+#define IDAR1_D3 _idar1.bit._D3\r
+#define IDAR1_D4 _idar1.bit._D4\r
+#define IDAR1_D5 _idar1.bit._D5\r
+#define IDAR1_D6 _idar1.bit._D6\r
+#define IDAR1_D7 _idar1.bit._D7\r
+__IO_EXTERN __io ICCR1STR _iccr1;  \r
+#define ICCR1 _iccr1.byte\r
+#define ICCR1_CS0 _iccr1.bit._CS0\r
+#define ICCR1_CS1 _iccr1.bit._CS1\r
+#define ICCR1_CS2 _iccr1.bit._CS2\r
+#define ICCR1_CS3 _iccr1.bit._CS3\r
+#define ICCR1_CS4 _iccr1.bit._CS4\r
+#define ICCR1_EN _iccr1.bit._EN\r
+#define ICCR1_NSF _iccr1.bit._NSF\r
+#define ICCR1_CS _iccr1.bitc._CS\r
+__IO_EXTERN __io SMR0STR _smr0;  \r
+#define SMR0 _smr0.byte\r
+#define SMR0_SOE _smr0.bit._SOE\r
+#define SMR0_SCKE _smr0.bit._SCKE\r
+#define SMR0_UPCL _smr0.bit._UPCL\r
+#define SMR0_REST _smr0.bit._REST\r
+#define SMR0_EXT _smr0.bit._EXT\r
+#define SMR0_OTO _smr0.bit._OTO\r
+#define SMR0_MD0 _smr0.bit._MD0\r
+#define SMR0_MD1 _smr0.bit._MD1\r
+#define SMR0_MD _smr0.bitc._MD\r
+__IO_EXTERN __io SCR0STR _scr0;  \r
+#define SCR0 _scr0.byte\r
+#define SCR0_TXE _scr0.bit._TXE\r
+#define SCR0_RXE _scr0.bit._RXE\r
+#define SCR0_CRE _scr0.bit._CRE\r
+#define SCR0_AD _scr0.bit._AD\r
+#define SCR0_CL _scr0.bit._CL\r
+#define SCR0_SBL _scr0.bit._SBL\r
+#define SCR0_P _scr0.bit._P\r
+#define SCR0_PEN _scr0.bit._PEN\r
+__IO_EXTERN __io IO_BYTE _tdr0;\r
+#define TDR0 _tdr0   \r
+__IO_EXTERN __io IO_BYTE _rdr0;\r
+#define RDR0 _rdr0   \r
+__IO_EXTERN __io SSR0STR _ssr0;  \r
+#define SSR0 _ssr0.byte\r
+#define SSR0_TIE _ssr0.bit._TIE\r
+#define SSR0_RIE _ssr0.bit._RIE\r
+#define SSR0_BDS _ssr0.bit._BDS\r
+#define SSR0_TDRE _ssr0.bit._TDRE\r
+#define SSR0_RDRF _ssr0.bit._RDRF\r
+#define SSR0_FRE _ssr0.bit._FRE\r
+#define SSR0_ORE _ssr0.bit._ORE\r
+#define SSR0_PE _ssr0.bit._PE\r
+__IO_EXTERN __io ECCR0STR _eccr0;  \r
+#define ECCR0 _eccr0.byte\r
+#define ECCR0_TBI _eccr0.bit._TBI\r
+#define ECCR0_RBI _eccr0.bit._RBI\r
+#define ECCR0_BIE _eccr0.bit._BIE\r
+#define ECCR0_SSM _eccr0.bit._SSM\r
+#define ECCR0_SCDE _eccr0.bit._SCDE\r
+#define ECCR0_MS _eccr0.bit._MS\r
+#define ECCR0_LBR _eccr0.bit._LBR\r
+#define ECCR0_INV _eccr0.bit._INV\r
+__IO_EXTERN __io ESCR0STR _escr0;  \r
+#define ESCR0 _escr0.byte\r
+#define ESCR0_SCES _escr0.bit._SCES\r
+#define ESCR0_CCO _escr0.bit._CCO\r
+#define ESCR0_SIOP _escr0.bit._SIOP\r
+#define ESCR0_SOPE _escr0.bit._SOPE\r
+#define ESCR0_LBL0 _escr0.bit._LBL0\r
+#define ESCR0_LBL1 _escr0.bit._LBL1\r
+#define ESCR0_LBD _escr0.bit._LBD\r
+#define ESCR0_LBIE _escr0.bit._LBIE\r
+#define ESCR0_LBL _escr0.bitc._LBL\r
+__IO_EXTERN __io BGR0STR _bgr0;  \r
+#define BGR0 _bgr0.word\r
+#define BGR0_BGR0 _bgr0.bit._BGR0\r
+#define BGR0_BGR1 _bgr0.bit._BGR1\r
+#define BGR0_BGR2 _bgr0.bit._BGR2\r
+#define BGR0_BGR3 _bgr0.bit._BGR3\r
+#define BGR0_BGR4 _bgr0.bit._BGR4\r
+#define BGR0_BGR5 _bgr0.bit._BGR5\r
+#define BGR0_BGR6 _bgr0.bit._BGR6\r
+#define BGR0_BGR7 _bgr0.bit._BGR7\r
+#define BGR0_BGR8 _bgr0.bit._BGR8\r
+#define BGR0_BGR9 _bgr0.bit._BGR9\r
+#define BGR0_BGR10 _bgr0.bit._BGR10\r
+#define BGR0_BGR11 _bgr0.bit._BGR11\r
+#define BGR0_BGR12 _bgr0.bit._BGR12\r
+#define BGR0_BGR13 _bgr0.bit._BGR13\r
+#define BGR0_BGR14 _bgr0.bit._BGR14\r
+#define BGR0_BGR15 _bgr0.bit._BGR15\r
+#define BGR0_BGR _bgr0.bitc._BGR\r
+__IO_EXTERN __io BGRL0STR _bgrl0;  \r
+#define BGRL0 _bgrl0.byte\r
+#define BGRL0_BGR0 _bgrl0.bit._BGR0\r
+#define BGRL0_BGR1 _bgrl0.bit._BGR1\r
+#define BGRL0_BGR2 _bgrl0.bit._BGR2\r
+#define BGRL0_BGR3 _bgrl0.bit._BGR3\r
+#define BGRL0_BGR4 _bgrl0.bit._BGR4\r
+#define BGRL0_BGR5 _bgrl0.bit._BGR5\r
+#define BGRL0_BGR6 _bgrl0.bit._BGR6\r
+#define BGRL0_BGR7 _bgrl0.bit._BGR7\r
+__IO_EXTERN __io BGRH0STR _bgrh0;  \r
+#define BGRH0 _bgrh0.byte\r
+#define BGRH0_BGR8 _bgrh0.bit._BGR8\r
+#define BGRH0_BGR9 _bgrh0.bit._BGR9\r
+#define BGRH0_BGR10 _bgrh0.bit._BGR10\r
+#define BGRH0_BGR11 _bgrh0.bit._BGR11\r
+#define BGRH0_BGR12 _bgrh0.bit._BGR12\r
+#define BGRH0_BGR13 _bgrh0.bit._BGR13\r
+#define BGRH0_BGR14 _bgrh0.bit._BGR14\r
+#define BGRH0_BGR15 _bgrh0.bit._BGR15\r
+__IO_EXTERN __io ESIR0STR _esir0;  \r
+#define ESIR0 _esir0.byte\r
+#define ESIR0_AICD _esir0.bit._AICD\r
+#define ESIR0_RBI _esir0.bit._RBI\r
+#define ESIR0_RDRF _esir0.bit._RDRF\r
+#define ESIR0_TDRE _esir0.bit._TDRE\r
+__IO_EXTERN __io SMR1STR _smr1;  \r
+#define SMR1 _smr1.byte\r
+#define SMR1_SOE _smr1.bit._SOE\r
+#define SMR1_SCKE _smr1.bit._SCKE\r
+#define SMR1_UPCL _smr1.bit._UPCL\r
+#define SMR1_REST _smr1.bit._REST\r
+#define SMR1_EXT _smr1.bit._EXT\r
+#define SMR1_OTO _smr1.bit._OTO\r
+#define SMR1_MD0 _smr1.bit._MD0\r
+#define SMR1_MD1 _smr1.bit._MD1\r
+#define SMR1_MD _smr1.bitc._MD\r
+__IO_EXTERN __io SCR1STR _scr1;  \r
+#define SCR1 _scr1.byte\r
+#define SCR1_TXE _scr1.bit._TXE\r
+#define SCR1_RXE _scr1.bit._RXE\r
+#define SCR1_CRE _scr1.bit._CRE\r
+#define SCR1_AD _scr1.bit._AD\r
+#define SCR1_CL _scr1.bit._CL\r
+#define SCR1_SBL _scr1.bit._SBL\r
+#define SCR1_P _scr1.bit._P\r
+#define SCR1_PEN _scr1.bit._PEN\r
+__IO_EXTERN __io IO_BYTE _tdr1;\r
+#define TDR1 _tdr1   \r
+__IO_EXTERN __io IO_BYTE _rdr1;\r
+#define RDR1 _rdr1   \r
+__IO_EXTERN __io SSR1STR _ssr1;  \r
+#define SSR1 _ssr1.byte\r
+#define SSR1_TIE _ssr1.bit._TIE\r
+#define SSR1_RIE _ssr1.bit._RIE\r
+#define SSR1_BDS _ssr1.bit._BDS\r
+#define SSR1_TDRE _ssr1.bit._TDRE\r
+#define SSR1_RDRF _ssr1.bit._RDRF\r
+#define SSR1_FRE _ssr1.bit._FRE\r
+#define SSR1_ORE _ssr1.bit._ORE\r
+#define SSR1_PE _ssr1.bit._PE\r
+__IO_EXTERN __io ECCR1STR _eccr1;  \r
+#define ECCR1 _eccr1.byte\r
+#define ECCR1_TBI _eccr1.bit._TBI\r
+#define ECCR1_RBI _eccr1.bit._RBI\r
+#define ECCR1_BIE _eccr1.bit._BIE\r
+#define ECCR1_SSM _eccr1.bit._SSM\r
+#define ECCR1_SCDE _eccr1.bit._SCDE\r
+#define ECCR1_MS _eccr1.bit._MS\r
+#define ECCR1_LBR _eccr1.bit._LBR\r
+#define ECCR1_INV _eccr1.bit._INV\r
+__IO_EXTERN __io ESCR1STR _escr1;  \r
+#define ESCR1 _escr1.byte\r
+#define ESCR1_SCES _escr1.bit._SCES\r
+#define ESCR1_CCO _escr1.bit._CCO\r
+#define ESCR1_SIOP _escr1.bit._SIOP\r
+#define ESCR1_SOPE _escr1.bit._SOPE\r
+#define ESCR1_LBL0 _escr1.bit._LBL0\r
+#define ESCR1_LBL1 _escr1.bit._LBL1\r
+#define ESCR1_LBD _escr1.bit._LBD\r
+#define ESCR1_LBIE _escr1.bit._LBIE\r
+#define ESCR1_LBL _escr1.bitc._LBL\r
+__IO_EXTERN __io BGR1STR _bgr1;  \r
+#define BGR1 _bgr1.word\r
+#define BGR1_BGR0 _bgr1.bit._BGR0\r
+#define BGR1_BGR1 _bgr1.bit._BGR1\r
+#define BGR1_BGR2 _bgr1.bit._BGR2\r
+#define BGR1_BGR3 _bgr1.bit._BGR3\r
+#define BGR1_BGR4 _bgr1.bit._BGR4\r
+#define BGR1_BGR5 _bgr1.bit._BGR5\r
+#define BGR1_BGR6 _bgr1.bit._BGR6\r
+#define BGR1_BGR7 _bgr1.bit._BGR7\r
+#define BGR1_BGR8 _bgr1.bit._BGR8\r
+#define BGR1_BGR9 _bgr1.bit._BGR9\r
+#define BGR1_BGR10 _bgr1.bit._BGR10\r
+#define BGR1_BGR11 _bgr1.bit._BGR11\r
+#define BGR1_BGR12 _bgr1.bit._BGR12\r
+#define BGR1_BGR13 _bgr1.bit._BGR13\r
+#define BGR1_BGR14 _bgr1.bit._BGR14\r
+#define BGR1_BGR15 _bgr1.bit._BGR15\r
+#define BGR1_BGR _bgr1.bitc._BGR\r
+__IO_EXTERN __io BGRL1STR _bgrl1;  \r
+#define BGRL1 _bgrl1.byte\r
+#define BGRL1_BGR0 _bgrl1.bit._BGR0\r
+#define BGRL1_BGR1 _bgrl1.bit._BGR1\r
+#define BGRL1_BGR2 _bgrl1.bit._BGR2\r
+#define BGRL1_BGR3 _bgrl1.bit._BGR3\r
+#define BGRL1_BGR4 _bgrl1.bit._BGR4\r
+#define BGRL1_BGR5 _bgrl1.bit._BGR5\r
+#define BGRL1_BGR6 _bgrl1.bit._BGR6\r
+#define BGRL1_BGR7 _bgrl1.bit._BGR7\r
+__IO_EXTERN __io BGRH1STR _bgrh1;  \r
+#define BGRH1 _bgrh1.byte\r
+#define BGRH1_BGR8 _bgrh1.bit._BGR8\r
+#define BGRH1_BGR9 _bgrh1.bit._BGR9\r
+#define BGRH1_BGR10 _bgrh1.bit._BGR10\r
+#define BGRH1_BGR11 _bgrh1.bit._BGR11\r
+#define BGRH1_BGR12 _bgrh1.bit._BGR12\r
+#define BGRH1_BGR13 _bgrh1.bit._BGR13\r
+#define BGRH1_BGR14 _bgrh1.bit._BGR14\r
+#define BGRH1_BGR15 _bgrh1.bit._BGR15\r
+__IO_EXTERN __io ESIR1STR _esir1;  \r
+#define ESIR1 _esir1.byte\r
+#define ESIR1_AICD _esir1.bit._AICD\r
+#define ESIR1_RBI _esir1.bit._RBI\r
+#define ESIR1_RDRF _esir1.bit._RDRF\r
+#define ESIR1_TDRE _esir1.bit._TDRE\r
+__IO_EXTERN __io SMR2STR _smr2;  \r
+#define SMR2 _smr2.byte\r
+#define SMR2_SOE _smr2.bit._SOE\r
+#define SMR2_SCKE _smr2.bit._SCKE\r
+#define SMR2_UPCL _smr2.bit._UPCL\r
+#define SMR2_REST _smr2.bit._REST\r
+#define SMR2_EXT _smr2.bit._EXT\r
+#define SMR2_OTO _smr2.bit._OTO\r
+#define SMR2_MD0 _smr2.bit._MD0\r
+#define SMR2_MD1 _smr2.bit._MD1\r
+#define SMR2_MD _smr2.bitc._MD\r
+__IO_EXTERN __io SCR2STR _scr2;  \r
+#define SCR2 _scr2.byte\r
+#define SCR2_TXE _scr2.bit._TXE\r
+#define SCR2_RXE _scr2.bit._RXE\r
+#define SCR2_CRE _scr2.bit._CRE\r
+#define SCR2_AD _scr2.bit._AD\r
+#define SCR2_CL _scr2.bit._CL\r
+#define SCR2_SBL _scr2.bit._SBL\r
+#define SCR2_P _scr2.bit._P\r
+#define SCR2_PEN _scr2.bit._PEN\r
+__IO_EXTERN __io IO_BYTE _tdr2;\r
+#define TDR2 _tdr2   \r
+__IO_EXTERN __io IO_BYTE _rdr2;\r
+#define RDR2 _rdr2   \r
+__IO_EXTERN __io SSR2STR _ssr2;  \r
+#define SSR2 _ssr2.byte\r
+#define SSR2_TIE _ssr2.bit._TIE\r
+#define SSR2_RIE _ssr2.bit._RIE\r
+#define SSR2_BDS _ssr2.bit._BDS\r
+#define SSR2_TDRE _ssr2.bit._TDRE\r
+#define SSR2_RDRF _ssr2.bit._RDRF\r
+#define SSR2_FRE _ssr2.bit._FRE\r
+#define SSR2_ORE _ssr2.bit._ORE\r
+#define SSR2_PE _ssr2.bit._PE\r
+__IO_EXTERN __io ECCR2STR _eccr2;  \r
+#define ECCR2 _eccr2.byte\r
+#define ECCR2_TBI _eccr2.bit._TBI\r
+#define ECCR2_RBI _eccr2.bit._RBI\r
+#define ECCR2_BIE _eccr2.bit._BIE\r
+#define ECCR2_SSM _eccr2.bit._SSM\r
+#define ECCR2_SCDE _eccr2.bit._SCDE\r
+#define ECCR2_MS _eccr2.bit._MS\r
+#define ECCR2_LBR _eccr2.bit._LBR\r
+#define ECCR2_INV _eccr2.bit._INV\r
+__IO_EXTERN __io ESCR2STR _escr2;  \r
+#define ESCR2 _escr2.byte\r
+#define ESCR2_SCES _escr2.bit._SCES\r
+#define ESCR2_CCO _escr2.bit._CCO\r
+#define ESCR2_SIOP _escr2.bit._SIOP\r
+#define ESCR2_SOPE _escr2.bit._SOPE\r
+#define ESCR2_LBL0 _escr2.bit._LBL0\r
+#define ESCR2_LBL1 _escr2.bit._LBL1\r
+#define ESCR2_LBD _escr2.bit._LBD\r
+#define ESCR2_LBIE _escr2.bit._LBIE\r
+#define ESCR2_LBL _escr2.bitc._LBL\r
+__IO_EXTERN __io BGR2STR _bgr2;  \r
+#define BGR2 _bgr2.word\r
+#define BGR2_BGR0 _bgr2.bit._BGR0\r
+#define BGR2_BGR1 _bgr2.bit._BGR1\r
+#define BGR2_BGR2 _bgr2.bit._BGR2\r
+#define BGR2_BGR3 _bgr2.bit._BGR3\r
+#define BGR2_BGR4 _bgr2.bit._BGR4\r
+#define BGR2_BGR5 _bgr2.bit._BGR5\r
+#define BGR2_BGR6 _bgr2.bit._BGR6\r
+#define BGR2_BGR7 _bgr2.bit._BGR7\r
+#define BGR2_BGR8 _bgr2.bit._BGR8\r
+#define BGR2_BGR9 _bgr2.bit._BGR9\r
+#define BGR2_BGR10 _bgr2.bit._BGR10\r
+#define BGR2_BGR11 _bgr2.bit._BGR11\r
+#define BGR2_BGR12 _bgr2.bit._BGR12\r
+#define BGR2_BGR13 _bgr2.bit._BGR13\r
+#define BGR2_BGR14 _bgr2.bit._BGR14\r
+#define BGR2_BGR15 _bgr2.bit._BGR15\r
+#define BGR2_BGR _bgr2.bitc._BGR\r
+__IO_EXTERN __io BGRL2STR _bgrl2;  \r
+#define BGRL2 _bgrl2.byte\r
+#define BGRL2_BGR0 _bgrl2.bit._BGR0\r
+#define BGRL2_BGR1 _bgrl2.bit._BGR1\r
+#define BGRL2_BGR2 _bgrl2.bit._BGR2\r
+#define BGRL2_BGR3 _bgrl2.bit._BGR3\r
+#define BGRL2_BGR4 _bgrl2.bit._BGR4\r
+#define BGRL2_BGR5 _bgrl2.bit._BGR5\r
+#define BGRL2_BGR6 _bgrl2.bit._BGR6\r
+#define BGRL2_BGR7 _bgrl2.bit._BGR7\r
+__IO_EXTERN __io BGRH2STR _bgrh2;  \r
+#define BGRH2 _bgrh2.byte\r
+#define BGRH2_BGR8 _bgrh2.bit._BGR8\r
+#define BGRH2_BGR9 _bgrh2.bit._BGR9\r
+#define BGRH2_BGR10 _bgrh2.bit._BGR10\r
+#define BGRH2_BGR11 _bgrh2.bit._BGR11\r
+#define BGRH2_BGR12 _bgrh2.bit._BGR12\r
+#define BGRH2_BGR13 _bgrh2.bit._BGR13\r
+#define BGRH2_BGR14 _bgrh2.bit._BGR14\r
+#define BGRH2_BGR15 _bgrh2.bit._BGR15\r
+__IO_EXTERN __io ESIR2STR _esir2;  \r
+#define ESIR2 _esir2.byte\r
+#define ESIR2_AICD _esir2.bit._AICD\r
+#define ESIR2_RBI _esir2.bit._RBI\r
+#define ESIR2_RDRF _esir2.bit._RDRF\r
+#define ESIR2_TDRE _esir2.bit._TDRE\r
+__IO_EXTERN __io SMR3STR _smr3;  \r
+#define SMR3 _smr3.byte\r
+#define SMR3_SOE _smr3.bit._SOE\r
+#define SMR3_SCKE _smr3.bit._SCKE\r
+#define SMR3_UPCL _smr3.bit._UPCL\r
+#define SMR3_REST _smr3.bit._REST\r
+#define SMR3_EXT _smr3.bit._EXT\r
+#define SMR3_OTO _smr3.bit._OTO\r
+#define SMR3_MD0 _smr3.bit._MD0\r
+#define SMR3_MD1 _smr3.bit._MD1\r
+#define SMR3_MD _smr3.bitc._MD\r
+__IO_EXTERN __io SCR3STR _scr3;  \r
+#define SCR3 _scr3.byte\r
+#define SCR3_TXE _scr3.bit._TXE\r
+#define SCR3_RXE _scr3.bit._RXE\r
+#define SCR3_CRE _scr3.bit._CRE\r
+#define SCR3_AD _scr3.bit._AD\r
+#define SCR3_CL _scr3.bit._CL\r
+#define SCR3_SBL _scr3.bit._SBL\r
+#define SCR3_P _scr3.bit._P\r
+#define SCR3_PEN _scr3.bit._PEN\r
+__IO_EXTERN __io IO_BYTE _tdr3;\r
+#define TDR3 _tdr3   \r
+__IO_EXTERN __io IO_BYTE _rdr3;\r
+#define RDR3 _rdr3   \r
+__IO_EXTERN __io SSR3STR _ssr3;  \r
+#define SSR3 _ssr3.byte\r
+#define SSR3_TIE _ssr3.bit._TIE\r
+#define SSR3_RIE _ssr3.bit._RIE\r
+#define SSR3_BDS _ssr3.bit._BDS\r
+#define SSR3_TDRE _ssr3.bit._TDRE\r
+#define SSR3_RDRF _ssr3.bit._RDRF\r
+#define SSR3_FRE _ssr3.bit._FRE\r
+#define SSR3_ORE _ssr3.bit._ORE\r
+#define SSR3_PE _ssr3.bit._PE\r
+__IO_EXTERN __io ECCR3STR _eccr3;  \r
+#define ECCR3 _eccr3.byte\r
+#define ECCR3_TBI _eccr3.bit._TBI\r
+#define ECCR3_RBI _eccr3.bit._RBI\r
+#define ECCR3_BIE _eccr3.bit._BIE\r
+#define ECCR3_SSM _eccr3.bit._SSM\r
+#define ECCR3_SCDE _eccr3.bit._SCDE\r
+#define ECCR3_MS _eccr3.bit._MS\r
+#define ECCR3_LBR _eccr3.bit._LBR\r
+#define ECCR3_INV _eccr3.bit._INV\r
+__IO_EXTERN __io ESCR3STR _escr3;  \r
+#define ESCR3 _escr3.byte\r
+#define ESCR3_SCES _escr3.bit._SCES\r
+#define ESCR3_CCO _escr3.bit._CCO\r
+#define ESCR3_SIOP _escr3.bit._SIOP\r
+#define ESCR3_SOPE _escr3.bit._SOPE\r
+#define ESCR3_LBL0 _escr3.bit._LBL0\r
+#define ESCR3_LBL1 _escr3.bit._LBL1\r
+#define ESCR3_LBD _escr3.bit._LBD\r
+#define ESCR3_LBIE _escr3.bit._LBIE\r
+#define ESCR3_LBL _escr3.bitc._LBL\r
+__IO_EXTERN __io BGR3STR _bgr3;  \r
+#define BGR3 _bgr3.word\r
+#define BGR3_BGR0 _bgr3.bit._BGR0\r
+#define BGR3_BGR1 _bgr3.bit._BGR1\r
+#define BGR3_BGR2 _bgr3.bit._BGR2\r
+#define BGR3_BGR3 _bgr3.bit._BGR3\r
+#define BGR3_BGR4 _bgr3.bit._BGR4\r
+#define BGR3_BGR5 _bgr3.bit._BGR5\r
+#define BGR3_BGR6 _bgr3.bit._BGR6\r
+#define BGR3_BGR7 _bgr3.bit._BGR7\r
+#define BGR3_BGR8 _bgr3.bit._BGR8\r
+#define BGR3_BGR9 _bgr3.bit._BGR9\r
+#define BGR3_BGR10 _bgr3.bit._BGR10\r
+#define BGR3_BGR11 _bgr3.bit._BGR11\r
+#define BGR3_BGR12 _bgr3.bit._BGR12\r
+#define BGR3_BGR13 _bgr3.bit._BGR13\r
+#define BGR3_BGR14 _bgr3.bit._BGR14\r
+#define BGR3_BGR15 _bgr3.bit._BGR15\r
+#define BGR3_BGR _bgr3.bitc._BGR\r
+__IO_EXTERN __io BGRL3STR _bgrl3;  \r
+#define BGRL3 _bgrl3.byte\r
+#define BGRL3_BGR0 _bgrl3.bit._BGR0\r
+#define BGRL3_BGR1 _bgrl3.bit._BGR1\r
+#define BGRL3_BGR2 _bgrl3.bit._BGR2\r
+#define BGRL3_BGR3 _bgrl3.bit._BGR3\r
+#define BGRL3_BGR4 _bgrl3.bit._BGR4\r
+#define BGRL3_BGR5 _bgrl3.bit._BGR5\r
+#define BGRL3_BGR6 _bgrl3.bit._BGR6\r
+#define BGRL3_BGR7 _bgrl3.bit._BGR7\r
+__IO_EXTERN __io BGRH3STR _bgrh3;  \r
+#define BGRH3 _bgrh3.byte\r
+#define BGRH3_BGR8 _bgrh3.bit._BGR8\r
+#define BGRH3_BGR9 _bgrh3.bit._BGR9\r
+#define BGRH3_BGR10 _bgrh3.bit._BGR10\r
+#define BGRH3_BGR11 _bgrh3.bit._BGR11\r
+#define BGRH3_BGR12 _bgrh3.bit._BGR12\r
+#define BGRH3_BGR13 _bgrh3.bit._BGR13\r
+#define BGRH3_BGR14 _bgrh3.bit._BGR14\r
+#define BGRH3_BGR15 _bgrh3.bit._BGR15\r
+__IO_EXTERN __io ESIR3STR _esir3;  \r
+#define ESIR3 _esir3.byte\r
+#define ESIR3_AICD _esir3.bit._AICD\r
+#define ESIR3_RBI _esir3.bit._RBI\r
+#define ESIR3_RDRF _esir3.bit._RDRF\r
+#define ESIR3_TDRE _esir3.bit._TDRE\r
+__IO_EXTENDED IO_BYTE _bapl0;\r
+#define BAPL0 _bapl0   \r
+__IO_EXTENDED IO_BYTE _bapm0;\r
+#define BAPM0 _bapm0   \r
+__IO_EXTENDED IO_BYTE _baph0;\r
+#define BAPH0 _baph0   \r
+__IO_EXTENDED DMACS0STR _dmacs0;  \r
+#define DMACS0 _dmacs0.byte\r
+#define DMACS0_SE _dmacs0.bit._SE\r
+#define DMACS0_DIR _dmacs0.bit._DIR\r
+#define DMACS0_BF _dmacs0.bit._BF\r
+#define DMACS0_BW _dmacs0.bit._BW\r
+#define DMACS0_IF _dmacs0.bit._IF\r
+#define DMACS0_BPD _dmacs0.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa0;\r
+#define IOA0 _ioa0   \r
+__IO_EXTENDED IO_BYTE _ioal0;\r
+#define IOAL0 _ioal0   \r
+__IO_EXTENDED IO_BYTE _ioah0;\r
+#define IOAH0 _ioah0   \r
+__IO_EXTENDED IO_WORD _dct0;\r
+#define DCT0 _dct0   \r
+__IO_EXTENDED IO_BYTE _dctl0;\r
+#define DCTL0 _dctl0   \r
+__IO_EXTENDED IO_BYTE _dcth0;\r
+#define DCTH0 _dcth0   \r
+__IO_EXTENDED IO_BYTE _bapl1;\r
+#define BAPL1 _bapl1   \r
+__IO_EXTENDED IO_BYTE _bapm1;\r
+#define BAPM1 _bapm1   \r
+__IO_EXTENDED IO_BYTE _baph1;\r
+#define BAPH1 _baph1   \r
+__IO_EXTENDED DMACS1STR _dmacs1;  \r
+#define DMACS1 _dmacs1.byte\r
+#define DMACS1_SE _dmacs1.bit._SE\r
+#define DMACS1_DIR _dmacs1.bit._DIR\r
+#define DMACS1_BF _dmacs1.bit._BF\r
+#define DMACS1_BW _dmacs1.bit._BW\r
+#define DMACS1_IF _dmacs1.bit._IF\r
+#define DMACS1_BPD _dmacs1.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa1;\r
+#define IOA1 _ioa1   \r
+__IO_EXTENDED IO_BYTE _ioal1;\r
+#define IOAL1 _ioal1   \r
+__IO_EXTENDED IO_BYTE _ioah1;\r
+#define IOAH1 _ioah1   \r
+__IO_EXTENDED IO_WORD _dct1;\r
+#define DCT1 _dct1   \r
+__IO_EXTENDED IO_BYTE _dctl1;\r
+#define DCTL1 _dctl1   \r
+__IO_EXTENDED IO_BYTE _dcth1;\r
+#define DCTH1 _dcth1   \r
+__IO_EXTENDED IO_BYTE _bapl2;\r
+#define BAPL2 _bapl2   \r
+__IO_EXTENDED IO_BYTE _bapm2;\r
+#define BAPM2 _bapm2   \r
+__IO_EXTENDED IO_BYTE _baph2;\r
+#define BAPH2 _baph2   \r
+__IO_EXTENDED DMACS2STR _dmacs2;  \r
+#define DMACS2 _dmacs2.byte\r
+#define DMACS2_SE _dmacs2.bit._SE\r
+#define DMACS2_DIR _dmacs2.bit._DIR\r
+#define DMACS2_BF _dmacs2.bit._BF\r
+#define DMACS2_BW _dmacs2.bit._BW\r
+#define DMACS2_IF _dmacs2.bit._IF\r
+#define DMACS2_BPD _dmacs2.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa2;\r
+#define IOA2 _ioa2   \r
+__IO_EXTENDED IO_BYTE _ioal2;\r
+#define IOAL2 _ioal2   \r
+__IO_EXTENDED IO_BYTE _ioah2;\r
+#define IOAH2 _ioah2   \r
+__IO_EXTENDED IO_WORD _dct2;\r
+#define DCT2 _dct2   \r
+__IO_EXTENDED IO_BYTE _dctl2;\r
+#define DCTL2 _dctl2   \r
+__IO_EXTENDED IO_BYTE _dcth2;\r
+#define DCTH2 _dcth2   \r
+__IO_EXTENDED IO_BYTE _bapl3;\r
+#define BAPL3 _bapl3   \r
+__IO_EXTENDED IO_BYTE _bapm3;\r
+#define BAPM3 _bapm3   \r
+__IO_EXTENDED IO_BYTE _baph3;\r
+#define BAPH3 _baph3   \r
+__IO_EXTENDED DMACS3STR _dmacs3;  \r
+#define DMACS3 _dmacs3.byte\r
+#define DMACS3_SE _dmacs3.bit._SE\r
+#define DMACS3_DIR _dmacs3.bit._DIR\r
+#define DMACS3_BF _dmacs3.bit._BF\r
+#define DMACS3_BW _dmacs3.bit._BW\r
+#define DMACS3_IF _dmacs3.bit._IF\r
+#define DMACS3_BPD _dmacs3.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa3;\r
+#define IOA3 _ioa3   \r
+__IO_EXTENDED IO_BYTE _ioal3;\r
+#define IOAL3 _ioal3   \r
+__IO_EXTENDED IO_BYTE _ioah3;\r
+#define IOAH3 _ioah3   \r
+__IO_EXTENDED IO_WORD _dct3;\r
+#define DCT3 _dct3   \r
+__IO_EXTENDED IO_BYTE _dctl3;\r
+#define DCTL3 _dctl3   \r
+__IO_EXTENDED IO_BYTE _dcth3;\r
+#define DCTH3 _dcth3   \r
+__IO_EXTENDED IO_BYTE _bapl4;\r
+#define BAPL4 _bapl4   \r
+__IO_EXTENDED IO_BYTE _bapm4;\r
+#define BAPM4 _bapm4   \r
+__IO_EXTENDED IO_BYTE _baph4;\r
+#define BAPH4 _baph4   \r
+__IO_EXTENDED DMACS4STR _dmacs4;  \r
+#define DMACS4 _dmacs4.byte\r
+#define DMACS4_SE _dmacs4.bit._SE\r
+#define DMACS4_DIR _dmacs4.bit._DIR\r
+#define DMACS4_BF _dmacs4.bit._BF\r
+#define DMACS4_BW _dmacs4.bit._BW\r
+#define DMACS4_IF _dmacs4.bit._IF\r
+#define DMACS4_BPD _dmacs4.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa4;\r
+#define IOA4 _ioa4   \r
+__IO_EXTENDED IO_BYTE _ioal4;\r
+#define IOAL4 _ioal4   \r
+__IO_EXTENDED IO_BYTE _ioah4;\r
+#define IOAH4 _ioah4   \r
+__IO_EXTENDED IO_WORD _dct4;\r
+#define DCT4 _dct4   \r
+__IO_EXTENDED IO_BYTE _dctl4;\r
+#define DCTL4 _dctl4   \r
+__IO_EXTENDED IO_BYTE _dcth4;\r
+#define DCTH4 _dcth4   \r
+__IO_EXTENDED IO_BYTE _bapl5;\r
+#define BAPL5 _bapl5   \r
+__IO_EXTENDED IO_BYTE _bapm5;\r
+#define BAPM5 _bapm5   \r
+__IO_EXTENDED IO_BYTE _baph5;\r
+#define BAPH5 _baph5   \r
+__IO_EXTENDED DMACS5STR _dmacs5;  \r
+#define DMACS5 _dmacs5.byte\r
+#define DMACS5_SE _dmacs5.bit._SE\r
+#define DMACS5_DIR _dmacs5.bit._DIR\r
+#define DMACS5_BF _dmacs5.bit._BF\r
+#define DMACS5_BW _dmacs5.bit._BW\r
+#define DMACS5_IF _dmacs5.bit._IF\r
+#define DMACS5_BPD _dmacs5.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa5;\r
+#define IOA5 _ioa5   \r
+__IO_EXTENDED IO_BYTE _ioal5;\r
+#define IOAL5 _ioal5   \r
+__IO_EXTENDED IO_BYTE _ioah5;\r
+#define IOAH5 _ioah5   \r
+__IO_EXTENDED IO_WORD _dct5;\r
+#define DCT5 _dct5   \r
+__IO_EXTENDED IO_BYTE _dctl5;\r
+#define DCTL5 _dctl5   \r
+__IO_EXTENDED IO_BYTE _dcth5;\r
+#define DCTH5 _dcth5   \r
+__IO_EXTENDED IO_BYTE _disel0;\r
+#define DISEL0 _disel0   \r
+__IO_EXTENDED IO_BYTE _disel1;\r
+#define DISEL1 _disel1   \r
+__IO_EXTENDED IO_BYTE _disel2;\r
+#define DISEL2 _disel2   \r
+__IO_EXTENDED IO_BYTE _disel3;\r
+#define DISEL3 _disel3   \r
+__IO_EXTENDED IO_BYTE _disel4;\r
+#define DISEL4 _disel4   \r
+__IO_EXTENDED IO_BYTE _disel5;\r
+#define DISEL5 _disel5   \r
+__IO_EXTENDED DSRSTR _dsr;  \r
+#define DSR _dsr.word\r
+#define DSR_DTE0 _dsr.bit._DTE0\r
+#define DSR_DTE1 _dsr.bit._DTE1\r
+#define DSR_DTE2 _dsr.bit._DTE2\r
+#define DSR_DTE3 _dsr.bit._DTE3\r
+#define DSR_DTE4 _dsr.bit._DTE4\r
+#define DSR_DTE5 _dsr.bit._DTE5\r
+__IO_EXTENDED DSRLSTR _dsrl;  \r
+#define DSRL _dsrl.byte\r
+#define DSRL_DTE0 _dsrl.bit._DTE0\r
+#define DSRL_DTE1 _dsrl.bit._DTE1\r
+#define DSRL_DTE2 _dsrl.bit._DTE2\r
+#define DSRL_DTE3 _dsrl.bit._DTE3\r
+#define DSRL_DTE4 _dsrl.bit._DTE4\r
+#define DSRL_DTE5 _dsrl.bit._DTE5\r
+__IO_EXTENDED IO_BYTE _dsrh;\r
+#define DSRH _dsrh   \r
+__IO_EXTENDED DSSRSTR _dssr;  \r
+#define DSSR _dssr.word\r
+#define DSSR_STP0 _dssr.bit._STP0\r
+#define DSSR_STP1 _dssr.bit._STP1\r
+#define DSSR_STP2 _dssr.bit._STP2\r
+#define DSSR_STP3 _dssr.bit._STP3\r
+#define DSSR_STP4 _dssr.bit._STP4\r
+#define DSSR_STP5 _dssr.bit._STP5\r
+__IO_EXTENDED DSSRLSTR _dssrl;  \r
+#define DSSRL _dssrl.byte\r
+#define DSSRL_STP0 _dssrl.bit._STP0\r
+#define DSSRL_STP1 _dssrl.bit._STP1\r
+#define DSSRL_STP2 _dssrl.bit._STP2\r
+#define DSSRL_STP3 _dssrl.bit._STP3\r
+#define DSSRL_STP4 _dssrl.bit._STP4\r
+#define DSSRL_STP5 _dssrl.bit._STP5\r
+__IO_EXTENDED IO_BYTE _dssrh;\r
+#define DSSRH _dssrh   \r
+__IO_EXTENDED DERSTR _der;  \r
+#define DER _der.word\r
+#define DER_EN0 _der.bit._EN0\r
+#define DER_EN1 _der.bit._EN1\r
+#define DER_EN2 _der.bit._EN2\r
+#define DER_EN3 _der.bit._EN3\r
+#define DER_EN4 _der.bit._EN4\r
+#define DER_EN5 _der.bit._EN5\r
+__IO_EXTENDED DERLSTR _derl;  \r
+#define DERL _derl.byte\r
+#define DERL_EN0 _derl.bit._EN0\r
+#define DERL_EN1 _derl.bit._EN1\r
+#define DERL_EN2 _derl.bit._EN2\r
+#define DERL_EN3 _derl.bit._EN3\r
+#define DERL_EN4 _derl.bit._EN4\r
+#define DERL_EN5 _derl.bit._EN5\r
+__IO_EXTENDED IO_BYTE _derh;\r
+#define DERH _derh   \r
+__IO_EXTENDED ICRSTR _icr;  \r
+#define ICR _icr.word\r
+#define ICR_IL0 _icr.bit._IL0\r
+#define ICR_IL1 _icr.bit._IL1\r
+#define ICR_IL2 _icr.bit._IL2\r
+#define ICR_IX0 _icr.bit._IX0\r
+#define ICR_IX1 _icr.bit._IX1\r
+#define ICR_IX2 _icr.bit._IX2\r
+#define ICR_IX3 _icr.bit._IX3\r
+#define ICR_IX4 _icr.bit._IX4\r
+#define ICR_IX5 _icr.bit._IX5\r
+#define ICR_IX6 _icr.bit._IX6\r
+#define ICR_IX7 _icr.bit._IX7\r
+#define ICR_IL _icr.bitc._IL\r
+#define ICR_IX _icr.bitc._IX\r
+__IO_EXTENDED ILRSTR _ilr;  \r
+#define ILR _ilr.byte\r
+#define ILR_IL0 _ilr.bit._IL0\r
+#define ILR_IL1 _ilr.bit._IL1\r
+#define ILR_IL2 _ilr.bit._IL2\r
+#define ILR_IL _ilr.bitc._IL\r
+__IO_EXTENDED IDXSTR _idx;  \r
+#define IDX _idx.byte\r
+#define IDX_IX0 _idx.bit._IX0\r
+#define IDX_IX1 _idx.bit._IX1\r
+#define IDX_IX2 _idx.bit._IX2\r
+#define IDX_IX3 _idx.bit._IX3\r
+#define IDX_IX4 _idx.bit._IX4\r
+#define IDX_IX5 _idx.bit._IX5\r
+#define IDX_IX6 _idx.bit._IX6\r
+#define IDX_IX7 _idx.bit._IX7\r
+#define IDX_IX _idx.bitc._IX\r
+__IO_EXTENDED TBRSTR _tbr;  \r
+#define TBR _tbr.word\r
+#define TBR_TB10 _tbr.bit._TB10\r
+#define TBR_TB11 _tbr.bit._TB11\r
+#define TBR_TB12 _tbr.bit._TB12\r
+#define TBR_TB13 _tbr.bit._TB13\r
+#define TBR_TB14 _tbr.bit._TB14\r
+#define TBR_TB15 _tbr.bit._TB15\r
+#define TBR_TB16 _tbr.bit._TB16\r
+#define TBR_TB17 _tbr.bit._TB17\r
+#define TBR_TB18 _tbr.bit._TB18\r
+#define TBR_TB19 _tbr.bit._TB19\r
+#define TBR_TB20 _tbr.bit._TB20\r
+#define TBR_TB21 _tbr.bit._TB21\r
+#define TBR_TB22 _tbr.bit._TB22\r
+#define TBR_TB23 _tbr.bit._TB23\r
+__IO_EXTENDED TBRLSTR _tbrl;  \r
+#define TBRL _tbrl.byte\r
+#define TBRL_TB10 _tbrl.bit._TB10\r
+#define TBRL_TB11 _tbrl.bit._TB11\r
+#define TBRL_TB12 _tbrl.bit._TB12\r
+#define TBRL_TB13 _tbrl.bit._TB13\r
+#define TBRL_TB14 _tbrl.bit._TB14\r
+#define TBRL_TB15 _tbrl.bit._TB15\r
+__IO_EXTENDED TBRHSTR _tbrh;  \r
+#define TBRH _tbrh.byte\r
+#define TBRH_TB16 _tbrh.bit._TB16\r
+#define TBRH_TB17 _tbrh.bit._TB17\r
+#define TBRH_TB18 _tbrh.bit._TB18\r
+#define TBRH_TB19 _tbrh.bit._TB19\r
+#define TBRH_TB20 _tbrh.bit._TB20\r
+#define TBRH_TB21 _tbrh.bit._TB21\r
+#define TBRH_TB22 _tbrh.bit._TB22\r
+#define TBRH_TB23 _tbrh.bit._TB23\r
+__IO_EXTENDED DIRRSTR _dirr;  \r
+#define DIRR _dirr.byte\r
+#define DIRR_R0 _dirr.bit._R0\r
+__IO_EXTENDED NMISTR _nmi;  \r
+#define NMI _nmi.byte\r
+#define NMI_FLAG _nmi.bit._FLAG\r
+#define NMI_EN _nmi.bit._EN\r
+#define NMI_LEV _nmi.bit._LEV\r
+#define NMI_INT9FIX _nmi.bit._INT9FIX\r
+__IO_EXTENDED EDSU2STR _edsu2;  \r
+#define EDSU2 _edsu2.word\r
+#define EDSU2_RSEL0 _edsu2.bit._RSEL0\r
+#define EDSU2_RSEL1 _edsu2.bit._RSEL1\r
+#define EDSU2_RSEL2 _edsu2.bit._RSEL2\r
+#define EDSU2_RSEL3 _edsu2.bit._RSEL3\r
+#define EDSU2_RSEL4 _edsu2.bit._RSEL4\r
+#define EDSU2_RSEL5 _edsu2.bit._RSEL5\r
+#define EDSU2_RSEL6 _edsu2.bit._RSEL6\r
+#define EDSU2_RSEL7 _edsu2.bit._RSEL7\r
+#define EDSU2_TSEL0 _edsu2.bit._TSEL0\r
+#define EDSU2_TSEL1 _edsu2.bit._TSEL1\r
+#define EDSU2_TSEL2 _edsu2.bit._TSEL2\r
+#define EDSU2_TSEL3 _edsu2.bit._TSEL3\r
+#define EDSU2_TSEL4 _edsu2.bit._TSEL4\r
+#define EDSU2_TSEL5 _edsu2.bit._TSEL5\r
+#define EDSU2_TSEL6 _edsu2.bit._TSEL6\r
+#define EDSU2_TSEL7 _edsu2.bit._TSEL7\r
+#define EDSU2_RSEL _edsu2.bitc._RSEL\r
+#define EDSU2_TSEL _edsu2.bitc._TSEL\r
+__IO_EXTENDED ROMMSTR _romm;  \r
+#define ROMM _romm.byte\r
+#define ROMM_MI _romm.bit._MI\r
+#define ROMM_SZ0 _romm.bit._SZ0\r
+#define ROMM_SZ1 _romm.bit._SZ1\r
+#define ROMM_BS0 _romm.bit._BS0\r
+#define ROMM_BS1 _romm.bit._BS1\r
+#define ROMM_BS2 _romm.bit._BS2\r
+#define ROMM_BS3 _romm.bit._BS3\r
+__IO_EXTENDED EDSUSTR _edsu;  \r
+#define EDSU _edsu.byte\r
+#define EDSU_RINT _edsu.bit._RINT\r
+#define EDSU_RIE _edsu.bit._RIE\r
+#define EDSU_SEL0 _edsu.bit._SEL0\r
+#define EDSU_SEL1 _edsu.bit._SEL1\r
+#define EDSU_TINT _edsu.bit._TINT\r
+#define EDSU_TIE _edsu.bit._TIE\r
+#define EDSU_EN _edsu.bit._EN\r
+#define EDSU_SEL _edsu.bitc._SEL\r
+__IO_EXTENDED PFCS0STR _pfcs0;  \r
+#define PFCS0 _pfcs0.word\r
+#define PFCS0_I0 _pfcs0.bit._I0\r
+#define PFCS0_I1 _pfcs0.bit._I1\r
+#define PFCS0_IE0 _pfcs0.bit._IE0\r
+#define PFCS0_IE1 _pfcs0.bit._IE1\r
+#define PFCS0_PE0 _pfcs0.bit._PE0\r
+#define PFCS0_PE1 _pfcs0.bit._PE1\r
+#define PFCS0_AR _pfcs0.bit._AR\r
+#define PFCS0_AM _pfcs0.bit._AM\r
+#define PFCS0_DMA _pfcs0.bit._DMA\r
+#define PFCS0_CPU _pfcs0.bit._CPU\r
+#define PFCS0_DATA _pfcs0.bit._DATA\r
+#define PFCS0_CODE _pfcs0.bit._CODE\r
+#define PFCS0_WORD _pfcs0.bit._WORD\r
+#define PFCS0_BYTE _pfcs0.bit._BYTE\r
+#define PFCS0_WRITE _pfcs0.bit._WRITE\r
+#define PFCS0_READ _pfcs0.bit._READ\r
+__IO_EXTENDED PFCS1STR _pfcs1;  \r
+#define PFCS1 _pfcs1.word\r
+#define PFCS1_I0 _pfcs1.bit._I0\r
+#define PFCS1_I1 _pfcs1.bit._I1\r
+#define PFCS1_IE0 _pfcs1.bit._IE0\r
+#define PFCS1_IE1 _pfcs1.bit._IE1\r
+#define PFCS1_PE0 _pfcs1.bit._PE0\r
+#define PFCS1_PE1 _pfcs1.bit._PE1\r
+#define PFCS1_AR _pfcs1.bit._AR\r
+#define PFCS1_AM _pfcs1.bit._AM\r
+#define PFCS1_DMA _pfcs1.bit._DMA\r
+#define PFCS1_CPU _pfcs1.bit._CPU\r
+#define PFCS1_DATA _pfcs1.bit._DATA\r
+#define PFCS1_CODE _pfcs1.bit._CODE\r
+#define PFCS1_WORD _pfcs1.bit._WORD\r
+#define PFCS1_BYTE _pfcs1.bit._BYTE\r
+#define PFCS1_WRITE _pfcs1.bit._WRITE\r
+#define PFCS1_READ _pfcs1.bit._READ\r
+__IO_EXTENDED PFCS2STR _pfcs2;  \r
+#define PFCS2 _pfcs2.word\r
+#define PFCS2_I0 _pfcs2.bit._I0\r
+#define PFCS2_I1 _pfcs2.bit._I1\r
+#define PFCS2_IE0 _pfcs2.bit._IE0\r
+#define PFCS2_IE1 _pfcs2.bit._IE1\r
+#define PFCS2_PE0 _pfcs2.bit._PE0\r
+#define PFCS2_PE1 _pfcs2.bit._PE1\r
+#define PFCS2_AR _pfcs2.bit._AR\r
+#define PFCS2_AM _pfcs2.bit._AM\r
+#define PFCS2_DMA _pfcs2.bit._DMA\r
+#define PFCS2_CPU _pfcs2.bit._CPU\r
+#define PFCS2_DATA _pfcs2.bit._DATA\r
+#define PFCS2_CODE _pfcs2.bit._CODE\r
+#define PFCS2_WORD _pfcs2.bit._WORD\r
+#define PFCS2_BYTE _pfcs2.bit._BYTE\r
+#define PFCS2_WRITE _pfcs2.bit._WRITE\r
+#define PFCS2_READ _pfcs2.bit._READ\r
+__IO_EXTENDED PFCS3STR _pfcs3;  \r
+#define PFCS3 _pfcs3.word\r
+#define PFCS3_I0 _pfcs3.bit._I0\r
+#define PFCS3_I1 _pfcs3.bit._I1\r
+#define PFCS3_IE0 _pfcs3.bit._IE0\r
+#define PFCS3_IE1 _pfcs3.bit._IE1\r
+#define PFCS3_PE0 _pfcs3.bit._PE0\r
+#define PFCS3_PE1 _pfcs3.bit._PE1\r
+#define PFCS3_AR _pfcs3.bit._AR\r
+#define PFCS3_AM _pfcs3.bit._AM\r
+#define PFCS3_DMA _pfcs3.bit._DMA\r
+#define PFCS3_CPU _pfcs3.bit._CPU\r
+#define PFCS3_DATA _pfcs3.bit._DATA\r
+#define PFCS3_CODE _pfcs3.bit._CODE\r
+#define PFCS3_WORD _pfcs3.bit._WORD\r
+#define PFCS3_BYTE _pfcs3.bit._BYTE\r
+#define PFCS3_WRITE _pfcs3.bit._WRITE\r
+#define PFCS3_READ _pfcs3.bit._READ\r
+__IO_EXTENDED PFAL0STR _pfal0;  \r
+#define PFAL0 _pfal0.byte\r
+#define PFAL0_PFA0 _pfal0.bit._PFA0\r
+#define PFAL0_PFA1 _pfal0.bit._PFA1\r
+#define PFAL0_PFA2 _pfal0.bit._PFA2\r
+#define PFAL0_PFA3 _pfal0.bit._PFA3\r
+#define PFAL0_PFA4 _pfal0.bit._PFA4\r
+#define PFAL0_PFA5 _pfal0.bit._PFA5\r
+#define PFAL0_PFA6 _pfal0.bit._PFA6\r
+#define PFAL0_PFA7 _pfal0.bit._PFA7\r
+__IO_EXTENDED PFAM0STR _pfam0;  \r
+#define PFAM0 _pfam0.byte\r
+#define PFAM0_PFA8 _pfam0.bit._PFA8\r
+#define PFAM0_PFA9 _pfam0.bit._PFA9\r
+#define PFAM0_PFA10 _pfam0.bit._PFA10\r
+#define PFAM0_PFA11 _pfam0.bit._PFA11\r
+#define PFAM0_PFA12 _pfam0.bit._PFA12\r
+#define PFAM0_PFA13 _pfam0.bit._PFA13\r
+#define PFAM0_PFA14 _pfam0.bit._PFA14\r
+#define PFAM0_PFA15 _pfam0.bit._PFA15\r
+__IO_EXTENDED PFAH0STR _pfah0;  \r
+#define PFAH0 _pfah0.byte\r
+#define PFAH0_PFA16 _pfah0.bit._PFA16\r
+#define PFAH0_PFA17 _pfah0.bit._PFA17\r
+#define PFAH0_PFA18 _pfah0.bit._PFA18\r
+#define PFAH0_PFA19 _pfah0.bit._PFA19\r
+#define PFAH0_PFA20 _pfah0.bit._PFA20\r
+#define PFAH0_PFA21 _pfah0.bit._PFA21\r
+#define PFAH0_PFA22 _pfah0.bit._PFA22\r
+#define PFAH0_PFA23 _pfah0.bit._PFA23\r
+__IO_EXTENDED PFAL1STR _pfal1;  \r
+#define PFAL1 _pfal1.byte\r
+#define PFAL1_PFA0 _pfal1.bit._PFA0\r
+#define PFAL1_PFA1 _pfal1.bit._PFA1\r
+#define PFAL1_PFA2 _pfal1.bit._PFA2\r
+#define PFAL1_PFA3 _pfal1.bit._PFA3\r
+#define PFAL1_PFA4 _pfal1.bit._PFA4\r
+#define PFAL1_PFA5 _pfal1.bit._PFA5\r
+#define PFAL1_PFA6 _pfal1.bit._PFA6\r
+#define PFAL1_PFA7 _pfal1.bit._PFA7\r
+__IO_EXTENDED PFAM1STR _pfam1;  \r
+#define PFAM1 _pfam1.byte\r
+#define PFAM1_PFA8 _pfam1.bit._PFA8\r
+#define PFAM1_PFA9 _pfam1.bit._PFA9\r
+#define PFAM1_PFA10 _pfam1.bit._PFA10\r
+#define PFAM1_PFA11 _pfam1.bit._PFA11\r
+#define PFAM1_PFA12 _pfam1.bit._PFA12\r
+#define PFAM1_PFA13 _pfam1.bit._PFA13\r
+#define PFAM1_PFA14 _pfam1.bit._PFA14\r
+#define PFAM1_PFA15 _pfam1.bit._PFA15\r
+__IO_EXTENDED PFAH1STR _pfah1;  \r
+#define PFAH1 _pfah1.byte\r
+#define PFAH1_PFA16 _pfah1.bit._PFA16\r
+#define PFAH1_PFA17 _pfah1.bit._PFA17\r
+#define PFAH1_PFA18 _pfah1.bit._PFA18\r
+#define PFAH1_PFA19 _pfah1.bit._PFA19\r
+#define PFAH1_PFA20 _pfah1.bit._PFA20\r
+#define PFAH1_PFA21 _pfah1.bit._PFA21\r
+#define PFAH1_PFA22 _pfah1.bit._PFA22\r
+#define PFAH1_PFA23 _pfah1.bit._PFA23\r
+__IO_EXTENDED PFAL2STR _pfal2;  \r
+#define PFAL2 _pfal2.byte\r
+#define PFAL2_PFA0 _pfal2.bit._PFA0\r
+#define PFAL2_PFA1 _pfal2.bit._PFA1\r
+#define PFAL2_PFA2 _pfal2.bit._PFA2\r
+#define PFAL2_PFA3 _pfal2.bit._PFA3\r
+#define PFAL2_PFA4 _pfal2.bit._PFA4\r
+#define PFAL2_PFA5 _pfal2.bit._PFA5\r
+#define PFAL2_PFA6 _pfal2.bit._PFA6\r
+#define PFAL2_PFA7 _pfal2.bit._PFA7\r
+__IO_EXTENDED PFAM2STR _pfam2;  \r
+#define PFAM2 _pfam2.byte\r
+#define PFAM2_PFA8 _pfam2.bit._PFA8\r
+#define PFAM2_PFA9 _pfam2.bit._PFA9\r
+#define PFAM2_PFA10 _pfam2.bit._PFA10\r
+#define PFAM2_PFA11 _pfam2.bit._PFA11\r
+#define PFAM2_PFA12 _pfam2.bit._PFA12\r
+#define PFAM2_PFA13 _pfam2.bit._PFA13\r
+#define PFAM2_PFA14 _pfam2.bit._PFA14\r
+#define PFAM2_PFA15 _pfam2.bit._PFA15\r
+__IO_EXTENDED PFAH2STR _pfah2;  \r
+#define PFAH2 _pfah2.byte\r
+#define PFAH2_PFA16 _pfah2.bit._PFA16\r
+#define PFAH2_PFA17 _pfah2.bit._PFA17\r
+#define PFAH2_PFA18 _pfah2.bit._PFA18\r
+#define PFAH2_PFA19 _pfah2.bit._PFA19\r
+#define PFAH2_PFA20 _pfah2.bit._PFA20\r
+#define PFAH2_PFA21 _pfah2.bit._PFA21\r
+#define PFAH2_PFA22 _pfah2.bit._PFA22\r
+#define PFAH2_PFA23 _pfah2.bit._PFA23\r
+__IO_EXTENDED PFAL3STR _pfal3;  \r
+#define PFAL3 _pfal3.byte\r
+#define PFAL3_PFA0 _pfal3.bit._PFA0\r
+#define PFAL3_PFA1 _pfal3.bit._PFA1\r
+#define PFAL3_PFA2 _pfal3.bit._PFA2\r
+#define PFAL3_PFA3 _pfal3.bit._PFA3\r
+#define PFAL3_PFA4 _pfal3.bit._PFA4\r
+#define PFAL3_PFA5 _pfal3.bit._PFA5\r
+#define PFAL3_PFA6 _pfal3.bit._PFA6\r
+#define PFAL3_PFA7 _pfal3.bit._PFA7\r
+__IO_EXTENDED PFAM3STR _pfam3;  \r
+#define PFAM3 _pfam3.byte\r
+#define PFAM3_PFA8 _pfam3.bit._PFA8\r
+#define PFAM3_PFA9 _pfam3.bit._PFA9\r
+#define PFAM3_PFA10 _pfam3.bit._PFA10\r
+#define PFAM3_PFA11 _pfam3.bit._PFA11\r
+#define PFAM3_PFA12 _pfam3.bit._PFA12\r
+#define PFAM3_PFA13 _pfam3.bit._PFA13\r
+#define PFAM3_PFA14 _pfam3.bit._PFA14\r
+#define PFAM3_PFA15 _pfam3.bit._PFA15\r
+__IO_EXTENDED PFAH3STR _pfah3;  \r
+#define PFAH3 _pfah3.byte\r
+#define PFAH3_PFA16 _pfah3.bit._PFA16\r
+#define PFAH3_PFA17 _pfah3.bit._PFA17\r
+#define PFAH3_PFA18 _pfah3.bit._PFA18\r
+#define PFAH3_PFA19 _pfah3.bit._PFA19\r
+#define PFAH3_PFA20 _pfah3.bit._PFA20\r
+#define PFAH3_PFA21 _pfah3.bit._PFA21\r
+#define PFAH3_PFA22 _pfah3.bit._PFA22\r
+#define PFAH3_PFA23 _pfah3.bit._PFA23\r
+__IO_EXTENDED PFAL4STR _pfal4;  \r
+#define PFAL4 _pfal4.byte\r
+#define PFAL4_PFA0 _pfal4.bit._PFA0\r
+#define PFAL4_PFA1 _pfal4.bit._PFA1\r
+#define PFAL4_PFA2 _pfal4.bit._PFA2\r
+#define PFAL4_PFA3 _pfal4.bit._PFA3\r
+#define PFAL4_PFA4 _pfal4.bit._PFA4\r
+#define PFAL4_PFA5 _pfal4.bit._PFA5\r
+#define PFAL4_PFA6 _pfal4.bit._PFA6\r
+#define PFAL4_PFA7 _pfal4.bit._PFA7\r
+__IO_EXTENDED PFAM4STR _pfam4;  \r
+#define PFAM4 _pfam4.byte\r
+#define PFAM4_PFA8 _pfam4.bit._PFA8\r
+#define PFAM4_PFA9 _pfam4.bit._PFA9\r
+#define PFAM4_PFA10 _pfam4.bit._PFA10\r
+#define PFAM4_PFA11 _pfam4.bit._PFA11\r
+#define PFAM4_PFA12 _pfam4.bit._PFA12\r
+#define PFAM4_PFA13 _pfam4.bit._PFA13\r
+#define PFAM4_PFA14 _pfam4.bit._PFA14\r
+#define PFAM4_PFA15 _pfam4.bit._PFA15\r
+__IO_EXTENDED PFAH4STR _pfah4;  \r
+#define PFAH4 _pfah4.byte\r
+#define PFAH4_PFA16 _pfah4.bit._PFA16\r
+#define PFAH4_PFA17 _pfah4.bit._PFA17\r
+#define PFAH4_PFA18 _pfah4.bit._PFA18\r
+#define PFAH4_PFA19 _pfah4.bit._PFA19\r
+#define PFAH4_PFA20 _pfah4.bit._PFA20\r
+#define PFAH4_PFA21 _pfah4.bit._PFA21\r
+#define PFAH4_PFA22 _pfah4.bit._PFA22\r
+#define PFAH4_PFA23 _pfah4.bit._PFA23\r
+__IO_EXTENDED PFAL5STR _pfal5;  \r
+#define PFAL5 _pfal5.byte\r
+#define PFAL5_PFA0 _pfal5.bit._PFA0\r
+#define PFAL5_PFA1 _pfal5.bit._PFA1\r
+#define PFAL5_PFA2 _pfal5.bit._PFA2\r
+#define PFAL5_PFA3 _pfal5.bit._PFA3\r
+#define PFAL5_PFA4 _pfal5.bit._PFA4\r
+#define PFAL5_PFA5 _pfal5.bit._PFA5\r
+#define PFAL5_PFA6 _pfal5.bit._PFA6\r
+#define PFAL5_PFA7 _pfal5.bit._PFA7\r
+__IO_EXTENDED PFAM5STR _pfam5;  \r
+#define PFAM5 _pfam5.byte\r
+#define PFAM5_PFA8 _pfam5.bit._PFA8\r
+#define PFAM5_PFA9 _pfam5.bit._PFA9\r
+#define PFAM5_PFA10 _pfam5.bit._PFA10\r
+#define PFAM5_PFA11 _pfam5.bit._PFA11\r
+#define PFAM5_PFA12 _pfam5.bit._PFA12\r
+#define PFAM5_PFA13 _pfam5.bit._PFA13\r
+#define PFAM5_PFA14 _pfam5.bit._PFA14\r
+#define PFAM5_PFA15 _pfam5.bit._PFA15\r
+__IO_EXTENDED PFAH5STR _pfah5;  \r
+#define PFAH5 _pfah5.byte\r
+#define PFAH5_PFA16 _pfah5.bit._PFA16\r
+#define PFAH5_PFA17 _pfah5.bit._PFA17\r
+#define PFAH5_PFA18 _pfah5.bit._PFA18\r
+#define PFAH5_PFA19 _pfah5.bit._PFA19\r
+#define PFAH5_PFA20 _pfah5.bit._PFA20\r
+#define PFAH5_PFA21 _pfah5.bit._PFA21\r
+#define PFAH5_PFA22 _pfah5.bit._PFA22\r
+#define PFAH5_PFA23 _pfah5.bit._PFA23\r
+__IO_EXTENDED PFAL6STR _pfal6;  \r
+#define PFAL6 _pfal6.byte\r
+#define PFAL6_PFA0 _pfal6.bit._PFA0\r
+#define PFAL6_PFA1 _pfal6.bit._PFA1\r
+#define PFAL6_PFA2 _pfal6.bit._PFA2\r
+#define PFAL6_PFA3 _pfal6.bit._PFA3\r
+#define PFAL6_PFA4 _pfal6.bit._PFA4\r
+#define PFAL6_PFA5 _pfal6.bit._PFA5\r
+#define PFAL6_PFA6 _pfal6.bit._PFA6\r
+#define PFAL6_PFA7 _pfal6.bit._PFA7\r
+__IO_EXTENDED PFAM6STR _pfam6;  \r
+#define PFAM6 _pfam6.byte\r
+#define PFAM6_PFA8 _pfam6.bit._PFA8\r
+#define PFAM6_PFA9 _pfam6.bit._PFA9\r
+#define PFAM6_PFA10 _pfam6.bit._PFA10\r
+#define PFAM6_PFA11 _pfam6.bit._PFA11\r
+#define PFAM6_PFA12 _pfam6.bit._PFA12\r
+#define PFAM6_PFA13 _pfam6.bit._PFA13\r
+#define PFAM6_PFA14 _pfam6.bit._PFA14\r
+#define PFAM6_PFA15 _pfam6.bit._PFA15\r
+__IO_EXTENDED PFAH6STR _pfah6;  \r
+#define PFAH6 _pfah6.byte\r
+#define PFAH6_PFA16 _pfah6.bit._PFA16\r
+#define PFAH6_PFA17 _pfah6.bit._PFA17\r
+#define PFAH6_PFA18 _pfah6.bit._PFA18\r
+#define PFAH6_PFA19 _pfah6.bit._PFA19\r
+#define PFAH6_PFA20 _pfah6.bit._PFA20\r
+#define PFAH6_PFA21 _pfah6.bit._PFA21\r
+#define PFAH6_PFA22 _pfah6.bit._PFA22\r
+#define PFAH6_PFA23 _pfah6.bit._PFA23\r
+__IO_EXTENDED PFAL7STR _pfal7;  \r
+#define PFAL7 _pfal7.byte\r
+#define PFAL7_PFA0 _pfal7.bit._PFA0\r
+#define PFAL7_PFA1 _pfal7.bit._PFA1\r
+#define PFAL7_PFA2 _pfal7.bit._PFA2\r
+#define PFAL7_PFA3 _pfal7.bit._PFA3\r
+#define PFAL7_PFA4 _pfal7.bit._PFA4\r
+#define PFAL7_PFA5 _pfal7.bit._PFA5\r
+#define PFAL7_PFA6 _pfal7.bit._PFA6\r
+#define PFAL7_PFA7 _pfal7.bit._PFA7\r
+__IO_EXTENDED PFAM7STR _pfam7;  \r
+#define PFAM7 _pfam7.byte\r
+#define PFAM7_PFA8 _pfam7.bit._PFA8\r
+#define PFAM7_PFA9 _pfam7.bit._PFA9\r
+#define PFAM7_PFA10 _pfam7.bit._PFA10\r
+#define PFAM7_PFA11 _pfam7.bit._PFA11\r
+#define PFAM7_PFA12 _pfam7.bit._PFA12\r
+#define PFAM7_PFA13 _pfam7.bit._PFA13\r
+#define PFAM7_PFA14 _pfam7.bit._PFA14\r
+#define PFAM7_PFA15 _pfam7.bit._PFA15\r
+__IO_EXTENDED PFAH7STR _pfah7;  \r
+#define PFAH7 _pfah7.byte\r
+#define PFAH7_PFA16 _pfah7.bit._PFA16\r
+#define PFAH7_PFA17 _pfah7.bit._PFA17\r
+#define PFAH7_PFA18 _pfah7.bit._PFA18\r
+#define PFAH7_PFA19 _pfah7.bit._PFA19\r
+#define PFAH7_PFA20 _pfah7.bit._PFA20\r
+#define PFAH7_PFA21 _pfah7.bit._PFA21\r
+#define PFAH7_PFA22 _pfah7.bit._PFA22\r
+#define PFAH7_PFA23 _pfah7.bit._PFA23\r
+__IO_EXTENDED PFD0STR _pfd0;  \r
+#define PFD0 _pfd0.word\r
+#define PFD0_PFD0 _pfd0.bit._PFD0\r
+#define PFD0_PFD1 _pfd0.bit._PFD1\r
+#define PFD0_PFD2 _pfd0.bit._PFD2\r
+#define PFD0_PFD3 _pfd0.bit._PFD3\r
+#define PFD0_PFD4 _pfd0.bit._PFD4\r
+#define PFD0_PFD5 _pfd0.bit._PFD5\r
+#define PFD0_PFD6 _pfd0.bit._PFD6\r
+#define PFD0_PFD7 _pfd0.bit._PFD7\r
+#define PFD0_PFD8 _pfd0.bit._PFD8\r
+#define PFD0_PFD9 _pfd0.bit._PFD9\r
+#define PFD0_PFD10 _pfd0.bit._PFD10\r
+#define PFD0_PFD11 _pfd0.bit._PFD11\r
+#define PFD0_PFD12 _pfd0.bit._PFD12\r
+#define PFD0_PFD13 _pfd0.bit._PFD13\r
+#define PFD0_PFD14 _pfd0.bit._PFD14\r
+#define PFD0_PFD15 _pfd0.bit._PFD15\r
+#define PFD0_PFD _pfd0.bitc._PFD\r
+__IO_EXTENDED PFDL0STR _pfdl0;  \r
+#define PFDL0 _pfdl0.byte\r
+#define PFDL0_PFD0 _pfdl0.bit._PFD0\r
+#define PFDL0_PFD1 _pfdl0.bit._PFD1\r
+#define PFDL0_PFD2 _pfdl0.bit._PFD2\r
+#define PFDL0_PFD3 _pfdl0.bit._PFD3\r
+#define PFDL0_PFD4 _pfdl0.bit._PFD4\r
+#define PFDL0_PFD5 _pfdl0.bit._PFD5\r
+#define PFDL0_PFD6 _pfdl0.bit._PFD6\r
+#define PFDL0_PFD7 _pfdl0.bit._PFD7\r
+__IO_EXTENDED PFDH0STR _pfdh0;  \r
+#define PFDH0 _pfdh0.byte\r
+#define PFDH0_PFD8 _pfdh0.bit._PFD8\r
+#define PFDH0_PFD9 _pfdh0.bit._PFD9\r
+#define PFDH0_PFD10 _pfdh0.bit._PFD10\r
+#define PFDH0_PFD11 _pfdh0.bit._PFD11\r
+#define PFDH0_PFD12 _pfdh0.bit._PFD12\r
+#define PFDH0_PFD13 _pfdh0.bit._PFD13\r
+#define PFDH0_PFD14 _pfdh0.bit._PFD14\r
+#define PFDH0_PFD15 _pfdh0.bit._PFD15\r
+__IO_EXTENDED PFD1STR _pfd1;  \r
+#define PFD1 _pfd1.word\r
+#define PFD1_PFD0 _pfd1.bit._PFD0\r
+#define PFD1_PFD1 _pfd1.bit._PFD1\r
+#define PFD1_PFD2 _pfd1.bit._PFD2\r
+#define PFD1_PFD3 _pfd1.bit._PFD3\r
+#define PFD1_PFD4 _pfd1.bit._PFD4\r
+#define PFD1_PFD5 _pfd1.bit._PFD5\r
+#define PFD1_PFD6 _pfd1.bit._PFD6\r
+#define PFD1_PFD7 _pfd1.bit._PFD7\r
+#define PFD1_PFD8 _pfd1.bit._PFD8\r
+#define PFD1_PFD9 _pfd1.bit._PFD9\r
+#define PFD1_PFD10 _pfd1.bit._PFD10\r
+#define PFD1_PFD11 _pfd1.bit._PFD11\r
+#define PFD1_PFD12 _pfd1.bit._PFD12\r
+#define PFD1_PFD13 _pfd1.bit._PFD13\r
+#define PFD1_PFD14 _pfd1.bit._PFD14\r
+#define PFD1_PFD15 _pfd1.bit._PFD15\r
+#define PFD1_PFD _pfd1.bitc._PFD\r
+__IO_EXTENDED PFDL1STR _pfdl1;  \r
+#define PFDL1 _pfdl1.byte\r
+#define PFDL1_PFD0 _pfdl1.bit._PFD0\r
+#define PFDL1_PFD1 _pfdl1.bit._PFD1\r
+#define PFDL1_PFD2 _pfdl1.bit._PFD2\r
+#define PFDL1_PFD3 _pfdl1.bit._PFD3\r
+#define PFDL1_PFD4 _pfdl1.bit._PFD4\r
+#define PFDL1_PFD5 _pfdl1.bit._PFD5\r
+#define PFDL1_PFD6 _pfdl1.bit._PFD6\r
+#define PFDL1_PFD7 _pfdl1.bit._PFD7\r
+__IO_EXTENDED PFDH1STR _pfdh1;  \r
+#define PFDH1 _pfdh1.byte\r
+#define PFDH1_PFD8 _pfdh1.bit._PFD8\r
+#define PFDH1_PFD9 _pfdh1.bit._PFD9\r
+#define PFDH1_PFD10 _pfdh1.bit._PFD10\r
+#define PFDH1_PFD11 _pfdh1.bit._PFD11\r
+#define PFDH1_PFD12 _pfdh1.bit._PFD12\r
+#define PFDH1_PFD13 _pfdh1.bit._PFD13\r
+#define PFDH1_PFD14 _pfdh1.bit._PFD14\r
+#define PFDH1_PFD15 _pfdh1.bit._PFD15\r
+__IO_EXTENDED PFD2STR _pfd2;  \r
+#define PFD2 _pfd2.word\r
+#define PFD2_PFD0 _pfd2.bit._PFD0\r
+#define PFD2_PFD1 _pfd2.bit._PFD1\r
+#define PFD2_PFD2 _pfd2.bit._PFD2\r
+#define PFD2_PFD3 _pfd2.bit._PFD3\r
+#define PFD2_PFD4 _pfd2.bit._PFD4\r
+#define PFD2_PFD5 _pfd2.bit._PFD5\r
+#define PFD2_PFD6 _pfd2.bit._PFD6\r
+#define PFD2_PFD7 _pfd2.bit._PFD7\r
+#define PFD2_PFD8 _pfd2.bit._PFD8\r
+#define PFD2_PFD9 _pfd2.bit._PFD9\r
+#define PFD2_PFD10 _pfd2.bit._PFD10\r
+#define PFD2_PFD11 _pfd2.bit._PFD11\r
+#define PFD2_PFD12 _pfd2.bit._PFD12\r
+#define PFD2_PFD13 _pfd2.bit._PFD13\r
+#define PFD2_PFD14 _pfd2.bit._PFD14\r
+#define PFD2_PFD15 _pfd2.bit._PFD15\r
+#define PFD2_PFD _pfd2.bitc._PFD\r
+__IO_EXTENDED PFDL2STR _pfdl2;  \r
+#define PFDL2 _pfdl2.byte\r
+#define PFDL2_PFD0 _pfdl2.bit._PFD0\r
+#define PFDL2_PFD1 _pfdl2.bit._PFD1\r
+#define PFDL2_PFD2 _pfdl2.bit._PFD2\r
+#define PFDL2_PFD3 _pfdl2.bit._PFD3\r
+#define PFDL2_PFD4 _pfdl2.bit._PFD4\r
+#define PFDL2_PFD5 _pfdl2.bit._PFD5\r
+#define PFDL2_PFD6 _pfdl2.bit._PFD6\r
+#define PFDL2_PFD7 _pfdl2.bit._PFD7\r
+__IO_EXTENDED PFDH2STR _pfdh2;  \r
+#define PFDH2 _pfdh2.byte\r
+#define PFDH2_PFD8 _pfdh2.bit._PFD8\r
+#define PFDH2_PFD9 _pfdh2.bit._PFD9\r
+#define PFDH2_PFD10 _pfdh2.bit._PFD10\r
+#define PFDH2_PFD11 _pfdh2.bit._PFD11\r
+#define PFDH2_PFD12 _pfdh2.bit._PFD12\r
+#define PFDH2_PFD13 _pfdh2.bit._PFD13\r
+#define PFDH2_PFD14 _pfdh2.bit._PFD14\r
+#define PFDH2_PFD15 _pfdh2.bit._PFD15\r
+__IO_EXTENDED PFD3STR _pfd3;  \r
+#define PFD3 _pfd3.word\r
+#define PFD3_PFD0 _pfd3.bit._PFD0\r
+#define PFD3_PFD1 _pfd3.bit._PFD1\r
+#define PFD3_PFD2 _pfd3.bit._PFD2\r
+#define PFD3_PFD3 _pfd3.bit._PFD3\r
+#define PFD3_PFD4 _pfd3.bit._PFD4\r
+#define PFD3_PFD5 _pfd3.bit._PFD5\r
+#define PFD3_PFD6 _pfd3.bit._PFD6\r
+#define PFD3_PFD7 _pfd3.bit._PFD7\r
+#define PFD3_PFD8 _pfd3.bit._PFD8\r
+#define PFD3_PFD9 _pfd3.bit._PFD9\r
+#define PFD3_PFD10 _pfd3.bit._PFD10\r
+#define PFD3_PFD11 _pfd3.bit._PFD11\r
+#define PFD3_PFD12 _pfd3.bit._PFD12\r
+#define PFD3_PFD13 _pfd3.bit._PFD13\r
+#define PFD3_PFD14 _pfd3.bit._PFD14\r
+#define PFD3_PFD15 _pfd3.bit._PFD15\r
+#define PFD3_PFD _pfd3.bitc._PFD\r
+__IO_EXTENDED PFDL3STR _pfdl3;  \r
+#define PFDL3 _pfdl3.byte\r
+#define PFDL3_PFD0 _pfdl3.bit._PFD0\r
+#define PFDL3_PFD1 _pfdl3.bit._PFD1\r
+#define PFDL3_PFD2 _pfdl3.bit._PFD2\r
+#define PFDL3_PFD3 _pfdl3.bit._PFD3\r
+#define PFDL3_PFD4 _pfdl3.bit._PFD4\r
+#define PFDL3_PFD5 _pfdl3.bit._PFD5\r
+#define PFDL3_PFD6 _pfdl3.bit._PFD6\r
+#define PFDL3_PFD7 _pfdl3.bit._PFD7\r
+__IO_EXTENDED PFDH3STR _pfdh3;  \r
+#define PFDH3 _pfdh3.byte\r
+#define PFDH3_PFD8 _pfdh3.bit._PFD8\r
+#define PFDH3_PFD9 _pfdh3.bit._PFD9\r
+#define PFDH3_PFD10 _pfdh3.bit._PFD10\r
+#define PFDH3_PFD11 _pfdh3.bit._PFD11\r
+#define PFDH3_PFD12 _pfdh3.bit._PFD12\r
+#define PFDH3_PFD13 _pfdh3.bit._PFD13\r
+#define PFDH3_PFD14 _pfdh3.bit._PFD14\r
+#define PFDH3_PFD15 _pfdh3.bit._PFD15\r
+__IO_EXTENDED PFD4STR _pfd4;  \r
+#define PFD4 _pfd4.word\r
+#define PFD4_PFD0 _pfd4.bit._PFD0\r
+#define PFD4_PFD1 _pfd4.bit._PFD1\r
+#define PFD4_PFD2 _pfd4.bit._PFD2\r
+#define PFD4_PFD3 _pfd4.bit._PFD3\r
+#define PFD4_PFD4 _pfd4.bit._PFD4\r
+#define PFD4_PFD5 _pfd4.bit._PFD5\r
+#define PFD4_PFD6 _pfd4.bit._PFD6\r
+#define PFD4_PFD7 _pfd4.bit._PFD7\r
+#define PFD4_PFD8 _pfd4.bit._PFD8\r
+#define PFD4_PFD9 _pfd4.bit._PFD9\r
+#define PFD4_PFD10 _pfd4.bit._PFD10\r
+#define PFD4_PFD11 _pfd4.bit._PFD11\r
+#define PFD4_PFD12 _pfd4.bit._PFD12\r
+#define PFD4_PFD13 _pfd4.bit._PFD13\r
+#define PFD4_PFD14 _pfd4.bit._PFD14\r
+#define PFD4_PFD15 _pfd4.bit._PFD15\r
+#define PFD4_PFD _pfd4.bitc._PFD\r
+__IO_EXTENDED PFDL4STR _pfdl4;  \r
+#define PFDL4 _pfdl4.byte\r
+#define PFDL4_PFD0 _pfdl4.bit._PFD0\r
+#define PFDL4_PFD1 _pfdl4.bit._PFD1\r
+#define PFDL4_PFD2 _pfdl4.bit._PFD2\r
+#define PFDL4_PFD3 _pfdl4.bit._PFD3\r
+#define PFDL4_PFD4 _pfdl4.bit._PFD4\r
+#define PFDL4_PFD5 _pfdl4.bit._PFD5\r
+#define PFDL4_PFD6 _pfdl4.bit._PFD6\r
+#define PFDL4_PFD7 _pfdl4.bit._PFD7\r
+__IO_EXTENDED PFDH4STR _pfdh4;  \r
+#define PFDH4 _pfdh4.byte\r
+#define PFDH4_PFD8 _pfdh4.bit._PFD8\r
+#define PFDH4_PFD9 _pfdh4.bit._PFD9\r
+#define PFDH4_PFD10 _pfdh4.bit._PFD10\r
+#define PFDH4_PFD11 _pfdh4.bit._PFD11\r
+#define PFDH4_PFD12 _pfdh4.bit._PFD12\r
+#define PFDH4_PFD13 _pfdh4.bit._PFD13\r
+#define PFDH4_PFD14 _pfdh4.bit._PFD14\r
+#define PFDH4_PFD15 _pfdh4.bit._PFD15\r
+__IO_EXTENDED PFD5STR _pfd5;  \r
+#define PFD5 _pfd5.word\r
+#define PFD5_PFD0 _pfd5.bit._PFD0\r
+#define PFD5_PFD1 _pfd5.bit._PFD1\r
+#define PFD5_PFD2 _pfd5.bit._PFD2\r
+#define PFD5_PFD3 _pfd5.bit._PFD3\r
+#define PFD5_PFD4 _pfd5.bit._PFD4\r
+#define PFD5_PFD5 _pfd5.bit._PFD5\r
+#define PFD5_PFD6 _pfd5.bit._PFD6\r
+#define PFD5_PFD7 _pfd5.bit._PFD7\r
+#define PFD5_PFD8 _pfd5.bit._PFD8\r
+#define PFD5_PFD9 _pfd5.bit._PFD9\r
+#define PFD5_PFD10 _pfd5.bit._PFD10\r
+#define PFD5_PFD11 _pfd5.bit._PFD11\r
+#define PFD5_PFD12 _pfd5.bit._PFD12\r
+#define PFD5_PFD13 _pfd5.bit._PFD13\r
+#define PFD5_PFD14 _pfd5.bit._PFD14\r
+#define PFD5_PFD15 _pfd5.bit._PFD15\r
+#define PFD5_PFD _pfd5.bitc._PFD\r
+__IO_EXTENDED PFDL5STR _pfdl5;  \r
+#define PFDL5 _pfdl5.byte\r
+#define PFDL5_PFD0 _pfdl5.bit._PFD0\r
+#define PFDL5_PFD1 _pfdl5.bit._PFD1\r
+#define PFDL5_PFD2 _pfdl5.bit._PFD2\r
+#define PFDL5_PFD3 _pfdl5.bit._PFD3\r
+#define PFDL5_PFD4 _pfdl5.bit._PFD4\r
+#define PFDL5_PFD5 _pfdl5.bit._PFD5\r
+#define PFDL5_PFD6 _pfdl5.bit._PFD6\r
+#define PFDL5_PFD7 _pfdl5.bit._PFD7\r
+__IO_EXTENDED PFDH5STR _pfdh5;  \r
+#define PFDH5 _pfdh5.byte\r
+#define PFDH5_PFD8 _pfdh5.bit._PFD8\r
+#define PFDH5_PFD9 _pfdh5.bit._PFD9\r
+#define PFDH5_PFD10 _pfdh5.bit._PFD10\r
+#define PFDH5_PFD11 _pfdh5.bit._PFD11\r
+#define PFDH5_PFD12 _pfdh5.bit._PFD12\r
+#define PFDH5_PFD13 _pfdh5.bit._PFD13\r
+#define PFDH5_PFD14 _pfdh5.bit._PFD14\r
+#define PFDH5_PFD15 _pfdh5.bit._PFD15\r
+__IO_EXTENDED PFD6STR _pfd6;  \r
+#define PFD6 _pfd6.word\r
+#define PFD6_PFD0 _pfd6.bit._PFD0\r
+#define PFD6_PFD1 _pfd6.bit._PFD1\r
+#define PFD6_PFD2 _pfd6.bit._PFD2\r
+#define PFD6_PFD3 _pfd6.bit._PFD3\r
+#define PFD6_PFD4 _pfd6.bit._PFD4\r
+#define PFD6_PFD5 _pfd6.bit._PFD5\r
+#define PFD6_PFD6 _pfd6.bit._PFD6\r
+#define PFD6_PFD7 _pfd6.bit._PFD7\r
+#define PFD6_PFD8 _pfd6.bit._PFD8\r
+#define PFD6_PFD9 _pfd6.bit._PFD9\r
+#define PFD6_PFD10 _pfd6.bit._PFD10\r
+#define PFD6_PFD11 _pfd6.bit._PFD11\r
+#define PFD6_PFD12 _pfd6.bit._PFD12\r
+#define PFD6_PFD13 _pfd6.bit._PFD13\r
+#define PFD6_PFD14 _pfd6.bit._PFD14\r
+#define PFD6_PFD15 _pfd6.bit._PFD15\r
+#define PFD6_PFD _pfd6.bitc._PFD\r
+__IO_EXTENDED PFDL6STR _pfdl6;  \r
+#define PFDL6 _pfdl6.byte\r
+#define PFDL6_PFD0 _pfdl6.bit._PFD0\r
+#define PFDL6_PFD1 _pfdl6.bit._PFD1\r
+#define PFDL6_PFD2 _pfdl6.bit._PFD2\r
+#define PFDL6_PFD3 _pfdl6.bit._PFD3\r
+#define PFDL6_PFD4 _pfdl6.bit._PFD4\r
+#define PFDL6_PFD5 _pfdl6.bit._PFD5\r
+#define PFDL6_PFD6 _pfdl6.bit._PFD6\r
+#define PFDL6_PFD7 _pfdl6.bit._PFD7\r
+__IO_EXTENDED PFDH6STR _pfdh6;  \r
+#define PFDH6 _pfdh6.byte\r
+#define PFDH6_PFD8 _pfdh6.bit._PFD8\r
+#define PFDH6_PFD9 _pfdh6.bit._PFD9\r
+#define PFDH6_PFD10 _pfdh6.bit._PFD10\r
+#define PFDH6_PFD11 _pfdh6.bit._PFD11\r
+#define PFDH6_PFD12 _pfdh6.bit._PFD12\r
+#define PFDH6_PFD13 _pfdh6.bit._PFD13\r
+#define PFDH6_PFD14 _pfdh6.bit._PFD14\r
+#define PFDH6_PFD15 _pfdh6.bit._PFD15\r
+__IO_EXTENDED PFD7STR _pfd7;  \r
+#define PFD7 _pfd7.word\r
+#define PFD7_PFD0 _pfd7.bit._PFD0\r
+#define PFD7_PFD1 _pfd7.bit._PFD1\r
+#define PFD7_PFD2 _pfd7.bit._PFD2\r
+#define PFD7_PFD3 _pfd7.bit._PFD3\r
+#define PFD7_PFD4 _pfd7.bit._PFD4\r
+#define PFD7_PFD5 _pfd7.bit._PFD5\r
+#define PFD7_PFD6 _pfd7.bit._PFD6\r
+#define PFD7_PFD7 _pfd7.bit._PFD7\r
+#define PFD7_PFD8 _pfd7.bit._PFD8\r
+#define PFD7_PFD9 _pfd7.bit._PFD9\r
+#define PFD7_PFD10 _pfd7.bit._PFD10\r
+#define PFD7_PFD11 _pfd7.bit._PFD11\r
+#define PFD7_PFD12 _pfd7.bit._PFD12\r
+#define PFD7_PFD13 _pfd7.bit._PFD13\r
+#define PFD7_PFD14 _pfd7.bit._PFD14\r
+#define PFD7_PFD15 _pfd7.bit._PFD15\r
+#define PFD7_PFD _pfd7.bitc._PFD\r
+__IO_EXTENDED PFDL7STR _pfdl7;  \r
+#define PFDL7 _pfdl7.byte\r
+#define PFDL7_PFD0 _pfdl7.bit._PFD0\r
+#define PFDL7_PFD1 _pfdl7.bit._PFD1\r
+#define PFDL7_PFD2 _pfdl7.bit._PFD2\r
+#define PFDL7_PFD3 _pfdl7.bit._PFD3\r
+#define PFDL7_PFD4 _pfdl7.bit._PFD4\r
+#define PFDL7_PFD5 _pfdl7.bit._PFD5\r
+#define PFDL7_PFD6 _pfdl7.bit._PFD6\r
+#define PFDL7_PFD7 _pfdl7.bit._PFD7\r
+__IO_EXTENDED PFDH7STR _pfdh7;  \r
+#define PFDH7 _pfdh7.byte\r
+#define PFDH7_PFD8 _pfdh7.bit._PFD8\r
+#define PFDH7_PFD9 _pfdh7.bit._PFD9\r
+#define PFDH7_PFD10 _pfdh7.bit._PFD10\r
+#define PFDH7_PFD11 _pfdh7.bit._PFD11\r
+#define PFDH7_PFD12 _pfdh7.bit._PFD12\r
+#define PFDH7_PFD13 _pfdh7.bit._PFD13\r
+#define PFDH7_PFD14 _pfdh7.bit._PFD14\r
+#define PFDH7_PFD15 _pfdh7.bit._PFD15\r
+__IO_EXTENDED MFMCSSTR _mfmcs;  \r
+#define MFMCS _mfmcs.byte\r
+#define MFMCS_RDY _mfmcs.bit._RDY\r
+#define MFMCS_RDYINT _mfmcs.bit._RDYINT\r
+#define MFMCS_INTE _mfmcs.bit._INTE\r
+#define MFMCS_WE _mfmcs.bit._WE\r
+#define MFMCS_CRBE _mfmcs.bit._CRBE\r
+#define MFMCS_DRBE _mfmcs.bit._DRBE\r
+#define MFMCS_RD19V _mfmcs.bit._RD19V\r
+__IO_EXTENDED MFMTCSTR _mfmtc;  \r
+#define MFMTC _mfmtc.word\r
+#define MFMTC_FAWC0 _mfmtc.bit._FAWC0\r
+#define MFMTC_FAWC1 _mfmtc.bit._FAWC1\r
+#define MFMTC_FAWC2 _mfmtc.bit._FAWC2\r
+#define MFMTC_SYNC _mfmtc.bit._SYNC\r
+#define MFMTC_ADS _mfmtc.bit._ADS\r
+#define MFMTC_CLKBW _mfmtc.bit._CLKBW\r
+#define MFMTC_WEXL _mfmtc.bit._WEXL\r
+#define MFMTC_ATDINIT _mfmtc.bit._ATDINIT\r
+#define MFMTC_ATDL0 _mfmtc.bit._ATDL0\r
+#define MFMTC_ATDL1 _mfmtc.bit._ATDL1\r
+#define MFMTC_ATDEQD0 _mfmtc.bit._ATDEQD0\r
+#define MFMTC_ATDEQD1 _mfmtc.bit._ATDEQD1\r
+#define MFMTC_EQL0 _mfmtc.bit._EQL0\r
+#define MFMTC_EQL1 _mfmtc.bit._EQL1\r
+#define MFMTC_EQL2 _mfmtc.bit._EQL2\r
+#define MFMTC_FAWC _mfmtc.bitc._FAWC\r
+#define MFMTC_ATDL _mfmtc.bitc._ATDL\r
+#define MFMTC_ATDEQD _mfmtc.bitc._ATDEQD\r
+#define MFMTC_EQL _mfmtc.bitc._EQL\r
+__IO_EXTENDED MFMTCLSTR _mfmtcl;  \r
+#define MFMTCL _mfmtcl.byte\r
+#define MFMTCL_FAWC0 _mfmtcl.bit._FAWC0\r
+#define MFMTCL_FAWC1 _mfmtcl.bit._FAWC1\r
+#define MFMTCL_FAWC2 _mfmtcl.bit._FAWC2\r
+#define MFMTCL_SYNC _mfmtcl.bit._SYNC\r
+#define MFMTCL_ADS _mfmtcl.bit._ADS\r
+#define MFMTCL_CLKBW _mfmtcl.bit._CLKBW\r
+#define MFMTCL_WEXL _mfmtcl.bit._WEXL\r
+#define MFMTCL_FAWC _mfmtcl.bitc._FAWC\r
+__IO_EXTENDED MFMTCHSTR _mfmtch;  \r
+#define MFMTCH _mfmtch.byte\r
+#define MFMTCH_ATDINIT _mfmtch.bit._ATDINIT\r
+#define MFMTCH_ATDL0 _mfmtch.bit._ATDL0\r
+#define MFMTCH_ATDL1 _mfmtch.bit._ATDL1\r
+#define MFMTCH_ATDEQD0 _mfmtch.bit._ATDEQD0\r
+#define MFMTCH_ATDEQD1 _mfmtch.bit._ATDEQD1\r
+#define MFMTCH_EQL0 _mfmtch.bit._EQL0\r
+#define MFMTCH_EQL1 _mfmtch.bit._EQL1\r
+#define MFMTCH_EQL2 _mfmtch.bit._EQL2\r
+#define MFMTCH_ATDL _mfmtch.bitc._ATDL\r
+#define MFMTCH_ATDEQD _mfmtch.bitc._ATDEQD\r
+#define MFMTCH_EQL _mfmtch.bitc._EQL\r
+__IO_EXTENDED SFMCSSTR _sfmcs;  \r
+#define SFMCS _sfmcs.byte\r
+#define SFMCS_RDY _sfmcs.bit._RDY\r
+#define SFMCS_RDYINT _sfmcs.bit._RDYINT\r
+#define SFMCS_INTE _sfmcs.bit._INTE\r
+#define SFMCS_WE _sfmcs.bit._WE\r
+#define SFMCS_CRBE _sfmcs.bit._CRBE\r
+#define SFMCS_DRBE _sfmcs.bit._DRBE\r
+#define SFMCS_RD19V _sfmcs.bit._RD19V\r
+__IO_EXTENDED SFMTCSTR _sfmtc;  \r
+#define SFMTC _sfmtc.word\r
+#define SFMTC_FAWC0 _sfmtc.bit._FAWC0\r
+#define SFMTC_FAWC1 _sfmtc.bit._FAWC1\r
+#define SFMTC_FAWC2 _sfmtc.bit._FAWC2\r
+#define SFMTC_SYNC _sfmtc.bit._SYNC\r
+#define SFMTC_ADS _sfmtc.bit._ADS\r
+#define SFMTC_CLKBW _sfmtc.bit._CLKBW\r
+#define SFMTC_WEXL _sfmtc.bit._WEXL\r
+#define SFMTC_ATDINIT _sfmtc.bit._ATDINIT\r
+#define SFMTC_ATDL0 _sfmtc.bit._ATDL0\r
+#define SFMTC_ATDL1 _sfmtc.bit._ATDL1\r
+#define SFMTC_ATDEQD0 _sfmtc.bit._ATDEQD0\r
+#define SFMTC_ATDEQD1 _sfmtc.bit._ATDEQD1\r
+#define SFMTC_EQL0 _sfmtc.bit._EQL0\r
+#define SFMTC_EQL1 _sfmtc.bit._EQL1\r
+#define SFMTC_EQL2 _sfmtc.bit._EQL2\r
+#define SFMTC_FAWC _sfmtc.bitc._FAWC\r
+#define SFMTC_ATDL _sfmtc.bitc._ATDL\r
+#define SFMTC_ATDEQD _sfmtc.bitc._ATDEQD\r
+#define SFMTC_EQL _sfmtc.bitc._EQL\r
+__IO_EXTENDED SFMTCLSTR _sfmtcl;  \r
+#define SFMTCL _sfmtcl.byte\r
+#define SFMTCL_FAWC0 _sfmtcl.bit._FAWC0\r
+#define SFMTCL_FAWC1 _sfmtcl.bit._FAWC1\r
+#define SFMTCL_FAWC2 _sfmtcl.bit._FAWC2\r
+#define SFMTCL_SYNC _sfmtcl.bit._SYNC\r
+#define SFMTCL_ADS _sfmtcl.bit._ADS\r
+#define SFMTCL_CLKBW _sfmtcl.bit._CLKBW\r
+#define SFMTCL_WEXL _sfmtcl.bit._WEXL\r
+#define SFMTCL_FAWC _sfmtcl.bitc._FAWC\r
+__IO_EXTENDED SFMTCHSTR _sfmtch;  \r
+#define SFMTCH _sfmtch.byte\r
+#define SFMTCH_ATDINIT _sfmtch.bit._ATDINIT\r
+#define SFMTCH_ATDL0 _sfmtch.bit._ATDL0\r
+#define SFMTCH_ATDL1 _sfmtch.bit._ATDL1\r
+#define SFMTCH_ATDEQD0 _sfmtch.bit._ATDEQD0\r
+#define SFMTCH_ATDEQD1 _sfmtch.bit._ATDEQD1\r
+#define SFMTCH_EQL0 _sfmtch.bit._EQL0\r
+#define SFMTCH_EQL1 _sfmtch.bit._EQL1\r
+#define SFMTCH_EQL2 _sfmtch.bit._EQL2\r
+#define SFMTCH_ATDL _sfmtch.bitc._ATDL\r
+#define SFMTCH_ATDEQD _sfmtch.bitc._ATDEQD\r
+#define SFMTCH_EQL _sfmtch.bitc._EQL\r
+__IO_EXTENDED FMWC0STR _fmwc0;  \r
+#define FMWC0 _fmwc0.byte\r
+#define FMWC0_WCB0 _fmwc0.bit._WCB0\r
+#define FMWC0_WCB1 _fmwc0.bit._WCB1\r
+#define FMWC0_WCB2 _fmwc0.bit._WCB2\r
+#define FMWC0_WCB3 _fmwc0.bit._WCB3\r
+#define FMWC0_WCB _fmwc0.bitc._WCB\r
+__IO_EXTENDED FMWC1STR _fmwc1;  \r
+#define FMWC1 _fmwc1.byte\r
+#define FMWC1_WCA0 _fmwc1.bit._WCA0\r
+#define FMWC1_WCA1 _fmwc1.bit._WCA1\r
+#define FMWC1_WCA2 _fmwc1.bit._WCA2\r
+#define FMWC1_WCA3 _fmwc1.bit._WCA3\r
+#define FMWC1_WCA _fmwc1.bitc._WCA\r
+__IO_EXTENDED IO_BYTE _fmwc2;\r
+#define FMWC2 _fmwc2   \r
+__IO_EXTENDED IO_BYTE _fmwc3;\r
+#define FMWC3 _fmwc3   \r
+__IO_EXTENDED IO_BYTE _fmwc4;\r
+#define FMWC4 _fmwc4   \r
+__IO_EXTENDED FMWC5STR _fmwc5;  \r
+#define FMWC5 _fmwc5.byte\r
+#define FMWC5_WC32 _fmwc5.bit._WC32\r
+#define FMWC5_WC33 _fmwc5.bit._WC33\r
+#define FMWC5_WC34 _fmwc5.bit._WC34\r
+#define FMWC5_WC35 _fmwc5.bit._WC35\r
+#define FMWC5_WC36 _fmwc5.bit._WC36\r
+#define FMWC5_WC37 _fmwc5.bit._WC37\r
+#define FMWC5_WC38 _fmwc5.bit._WC38\r
+#define FMWC5_WC39 _fmwc5.bit._WC39\r
+#define FMWC5_WC3 _fmwc5.bitc._WC3\r
+__IO_EXTENDED SMCRSTR _smcr;  \r
+#define SMCR _smcr.byte\r
+#define SMCR_SMS0 _smcr.bit._SMS0\r
+#define SMCR_SMS1 _smcr.bit._SMS1\r
+#define SMCR_SPL _smcr.bit._SPL\r
+#define SMCR_SMS _smcr.bitc._SMS\r
+__IO_EXTENDED CKSRSTR _cksr;  \r
+#define CKSR _cksr.byte\r
+#define CKSR_SC1S0 _cksr.bit._SC1S0\r
+#define CKSR_SC1S1 _cksr.bit._SC1S1\r
+#define CKSR_SC2S0 _cksr.bit._SC2S0\r
+#define CKSR_SC2S1 _cksr.bit._SC2S1\r
+#define CKSR_RCE _cksr.bit._RCE\r
+#define CKSR_MCE _cksr.bit._MCE\r
+#define CKSR_PCE _cksr.bit._PCE\r
+#define CKSR_SC1S _cksr.bitc._SC1S\r
+#define CKSR_SC2S _cksr.bitc._SC2S\r
+__IO_EXTENDED CKSSRSTR _ckssr;  \r
+#define CKSSR _ckssr.byte\r
+#define CKSSR_MCST0 _ckssr.bit._MCST0\r
+#define CKSSR_MCST1 _ckssr.bit._MCST1\r
+#define CKSSR_MCST2 _ckssr.bit._MCST2\r
+#define CKSSR_PCST _ckssr.bit._PCST\r
+#define CKSSR_MRFBE _ckssr.bit._MRFBE\r
+#define CKSSR_MCST _ckssr.bitc._MCST\r
+__IO_EXTENDED CKMRSTR _ckmr;  \r
+#define CKMR _ckmr.byte\r
+#define CKMR_SC1M0 _ckmr.bit._SC1M0\r
+#define CKMR_SC1M1 _ckmr.bit._SC1M1\r
+#define CKMR_SC2M0 _ckmr.bit._SC2M0\r
+#define CKMR_SC2M1 _ckmr.bit._SC2M1\r
+#define CKMR_RCM _ckmr.bit._RCM\r
+#define CKMR_MCM _ckmr.bit._MCM\r
+#define CKMR_PCM _ckmr.bit._PCM\r
+#define CKMR_SC1M _ckmr.bitc._SC1M\r
+#define CKMR_SC2M _ckmr.bitc._SC2M\r
+__IO_EXTENDED CKFCRSTR _ckfcr;  \r
+#define CKFCR _ckfcr.word\r
+#define CKFCR_RCFS _ckfcr.bit._RCFS\r
+#define CKFCR_BCD0 _ckfcr.bit._BCD0\r
+#define CKFCR_BCD1 _ckfcr.bit._BCD1\r
+#define CKFCR_BCD2 _ckfcr.bit._BCD2\r
+#define CKFCR_BCD3 _ckfcr.bit._BCD3\r
+#define CKFCR_PC1D0 _ckfcr.bit._PC1D0\r
+#define CKFCR_PC1D1 _ckfcr.bit._PC1D1\r
+#define CKFCR_PC1D2 _ckfcr.bit._PC1D2\r
+#define CKFCR_PC1D3 _ckfcr.bit._PC1D3\r
+#define CKFCR_PC2D0 _ckfcr.bit._PC2D0\r
+#define CKFCR_PC2D1 _ckfcr.bit._PC2D1\r
+#define CKFCR_PC2D2 _ckfcr.bit._PC2D2\r
+#define CKFCR_PC2D3 _ckfcr.bit._PC2D3\r
+#define CKFCR_BCD _ckfcr.bitc._BCD\r
+#define CKFCR_PC1D _ckfcr.bitc._PC1D\r
+#define CKFCR_PC2D _ckfcr.bitc._PC2D\r
+__IO_EXTENDED CKFCRLSTR _ckfcrl;  \r
+#define CKFCRL _ckfcrl.byte\r
+#define CKFCRL_RCFS _ckfcrl.bit._RCFS\r
+#define CKFCRL_BCD0 _ckfcrl.bit._BCD0\r
+#define CKFCRL_BCD1 _ckfcrl.bit._BCD1\r
+#define CKFCRL_BCD2 _ckfcrl.bit._BCD2\r
+#define CKFCRL_BCD3 _ckfcrl.bit._BCD3\r
+#define CKFCRL_BCD _ckfcrl.bitc._BCD\r
+__IO_EXTENDED CKFCRHSTR _ckfcrh;  \r
+#define CKFCRH _ckfcrh.byte\r
+#define CKFCRH_PC1D0 _ckfcrh.bit._PC1D0\r
+#define CKFCRH_PC1D1 _ckfcrh.bit._PC1D1\r
+#define CKFCRH_PC1D2 _ckfcrh.bit._PC1D2\r
+#define CKFCRH_PC1D3 _ckfcrh.bit._PC1D3\r
+#define CKFCRH_PC2D0 _ckfcrh.bit._PC2D0\r
+#define CKFCRH_PC2D1 _ckfcrh.bit._PC2D1\r
+#define CKFCRH_PC2D2 _ckfcrh.bit._PC2D2\r
+#define CKFCRH_PC2D3 _ckfcrh.bit._PC2D3\r
+#define CKFCRH_PC1D _ckfcrh.bitc._PC1D\r
+#define CKFCRH_PC2D _ckfcrh.bitc._PC2D\r
+__IO_EXTENDED PLLCRSTR _pllcr;  \r
+#define PLLCR _pllcr.word\r
+#define PLLCR_PMS0 _pllcr.bit._PMS0\r
+#define PLLCR_PMS1 _pllcr.bit._PMS1\r
+#define PLLCR_PMS2 _pllcr.bit._PMS2\r
+#define PLLCR_PMS3 _pllcr.bit._PMS3\r
+#define PLLCR_PMS4 _pllcr.bit._PMS4\r
+#define PLLCR_VMS0 _pllcr.bit._VMS0\r
+#define PLLCR_VMS1 _pllcr.bit._VMS1\r
+#define PLLCR_VMS2 _pllcr.bit._VMS2\r
+#define PLLCR_PC3D0 _pllcr.bit._PC3D0\r
+#define PLLCR_PC3D1 _pllcr.bit._PC3D1\r
+#define PLLCR_PC3D2 _pllcr.bit._PC3D2\r
+#define PLLCR_PC3D3 _pllcr.bit._PC3D3\r
+#define PLLCR_PMS _pllcr.bitc._PMS\r
+#define PLLCR_VMS _pllcr.bitc._VMS\r
+#define PLLCR_PC3D _pllcr.bitc._PC3D\r
+__IO_EXTENDED PLLCRLSTR _pllcrl;  \r
+#define PLLCRL _pllcrl.byte\r
+#define PLLCRL_PMS0 _pllcrl.bit._PMS0\r
+#define PLLCRL_PMS1 _pllcrl.bit._PMS1\r
+#define PLLCRL_PMS2 _pllcrl.bit._PMS2\r
+#define PLLCRL_PMS3 _pllcrl.bit._PMS3\r
+#define PLLCRL_PMS4 _pllcrl.bit._PMS4\r
+#define PLLCRL_VMS0 _pllcrl.bit._VMS0\r
+#define PLLCRL_VMS1 _pllcrl.bit._VMS1\r
+#define PLLCRL_VMS2 _pllcrl.bit._VMS2\r
+#define PLLCRL_PMS _pllcrl.bitc._PMS\r
+#define PLLCRL_VMS _pllcrl.bitc._VMS\r
+__IO_EXTENDED PLLCRHSTR _pllcrh;  \r
+#define PLLCRH _pllcrh.byte\r
+#define PLLCRH_PC3D0 _pllcrh.bit._PC3D0\r
+#define PLLCRH_PC3D1 _pllcrh.bit._PC3D1\r
+#define PLLCRH_PC3D2 _pllcrh.bit._PC3D2\r
+#define PLLCRH_PC3D3 _pllcrh.bit._PC3D3\r
+#define PLLCRH_PC3D _pllcrh.bitc._PC3D\r
+__IO_EXTENDED RCTCRSTR _rctcr;  \r
+#define RCTCR _rctcr.byte\r
+#define RCTCR_RCTI0 _rctcr.bit._RCTI0\r
+#define RCTCR_RCTI1 _rctcr.bit._RCTI1\r
+#define RCTCR_RCTI2 _rctcr.bit._RCTI2\r
+#define RCTCR_RCTI3 _rctcr.bit._RCTI3\r
+#define RCTCR_RCTR _rctcr.bit._RCTR\r
+#define RCTCR_RCTIF _rctcr.bit._RCTIF\r
+#define RCTCR_RCTIE _rctcr.bit._RCTIE\r
+#define RCTCR_RCTI _rctcr.bitc._RCTI\r
+__IO_EXTENDED MCTCRSTR _mctcr;  \r
+#define MCTCR _mctcr.byte\r
+#define MCTCR_MCTI0 _mctcr.bit._MCTI0\r
+#define MCTCR_MCTI1 _mctcr.bit._MCTI1\r
+#define MCTCR_MCTI2 _mctcr.bit._MCTI2\r
+#define MCTCR_MCTI3 _mctcr.bit._MCTI3\r
+#define MCTCR_MCTR _mctcr.bit._MCTR\r
+#define MCTCR_MCTIF _mctcr.bit._MCTIF\r
+#define MCTCR_MCTIE _mctcr.bit._MCTIE\r
+#define MCTCR_MCTI _mctcr.bitc._MCTI\r
+__IO_EXTENDED RCCSRCSTR _rccsrc;  \r
+#define RCCSRC _rccsrc.byte\r
+#define RCCSRC_PRST _rccsrc.bit._PRST\r
+#define RCCSRC_ERST _rccsrc.bit._ERST\r
+#define RCCSRC_MCRST _rccsrc.bit._MCRST\r
+#define RCCSRC_SRST _rccsrc.bit._SRST\r
+#define RCCSRC_WRST _rccsrc.bit._WRST\r
+#define RCCSRC_MCMF _rccsrc.bit._MCMF\r
+__IO_EXTENDED RCRSTR _rcr;  \r
+#define RCR _rcr.byte\r
+#define RCR_SRSTG _rcr.bit._SRSTG\r
+#define RCR_LVRE _rcr.bit._LVRE\r
+#define RCR_LVDE _rcr.bit._LVDE\r
+#define RCR_CSDRE _rcr.bit._CSDRE\r
+#define RCR_MCSDI _rcr.bit._MCSDI\r
+__IO_EXTENDED RCCSRSTR _rccsr;  \r
+#define RCCSR _rccsr.byte\r
+#define RCCSR_PRST _rccsr.bit._PRST\r
+#define RCCSR_ERST _rccsr.bit._ERST\r
+#define RCCSR_MCRST _rccsr.bit._MCRST\r
+#define RCCSR_SRST _rccsr.bit._SRST\r
+#define RCCSR_WRST _rccsr.bit._WRST\r
+#define RCCSR_MCMF _rccsr.bit._MCMF\r
+__IO_EXTENDED WDTCSTR _wdtc;  \r
+#define WDTC _wdtc.byte\r
+#define WDTC_WTI0 _wdtc.bit._WTI0\r
+#define WDTC_WTI1 _wdtc.bit._WTI1\r
+#define WDTC_WTI2 _wdtc.bit._WTI2\r
+#define WDTC_WTI3 _wdtc.bit._WTI3\r
+#define WDTC_WTCS0 _wdtc.bit._WTCS0\r
+#define WDTC_WTCS1 _wdtc.bit._WTCS1\r
+#define WDTC_RSTP _wdtc.bit._RSTP\r
+#define WDTC_WTI _wdtc.bitc._WTI\r
+#define WDTC_WTCS _wdtc.bitc._WTCS\r
+__IO_EXTENDED WDTCPSTR _wdtcp;  \r
+#define WDTCP _wdtcp.byte\r
+#define WDTCP_WCP0 _wdtcp.bit._WCP0\r
+#define WDTCP_WCP1 _wdtcp.bit._WCP1\r
+#define WDTCP_WCP2 _wdtcp.bit._WCP2\r
+#define WDTCP_WCP3 _wdtcp.bit._WCP3\r
+#define WDTCP_WCP4 _wdtcp.bit._WCP4\r
+#define WDTCP_WCP5 _wdtcp.bit._WCP5\r
+#define WDTCP_WCP6 _wdtcp.bit._WCP6\r
+#define WDTCP_WCP7 _wdtcp.bit._WCP7\r
+#define WDTCP_WCP _wdtcp.bitc._WCP\r
+__IO_EXTENDED COARSTR _coar;  \r
+#define COAR _coar.byte\r
+#define COAR_CKOE0 _coar.bit._CKOE0\r
+#define COAR_CKOXE0 _coar.bit._CKOXE0\r
+#define COAR_RUNC0 _coar.bit._RUNC0\r
+#define COAR_RUNM0 _coar.bit._RUNM0\r
+#define COAR_CKOE1 _coar.bit._CKOE1\r
+#define COAR_CKOXE1 _coar.bit._CKOXE1\r
+#define COAR_RUNC1 _coar.bit._RUNC1\r
+#define COAR_RUNM1 _coar.bit._RUNM1\r
+__IO_EXTENDED COCR0STR _cocr0;  \r
+#define COCR0 _cocr0.byte\r
+#define COCR0_SEL0 _cocr0.bit._SEL0\r
+#define COCR0_SEL1 _cocr0.bit._SEL1\r
+#define COCR0_SEL2 _cocr0.bit._SEL2\r
+#define COCR0_SEL3 _cocr0.bit._SEL3\r
+#define COCR0_DIV0 _cocr0.bit._DIV0\r
+#define COCR0_DIV1 _cocr0.bit._DIV1\r
+#define COCR0_DIV2 _cocr0.bit._DIV2\r
+#define COCR0_SEL _cocr0.bitc._SEL\r
+#define COCR0_DIV _cocr0.bitc._DIV\r
+__IO_EXTENDED COCR1STR _cocr1;  \r
+#define COCR1 _cocr1.byte\r
+#define COCR1_SEL0 _cocr1.bit._SEL0\r
+#define COCR1_SEL1 _cocr1.bit._SEL1\r
+#define COCR1_SEL2 _cocr1.bit._SEL2\r
+#define COCR1_SEL3 _cocr1.bit._SEL3\r
+#define COCR1_DIV0 _cocr1.bit._DIV0\r
+#define COCR1_DIV1 _cocr1.bit._DIV1\r
+#define COCR1_DIV2 _cocr1.bit._DIV2\r
+#define COCR1_SEL _cocr1.bitc._SEL\r
+#define COCR1_DIV _cocr1.bitc._DIV\r
+__IO_EXTENDED CMCRSTR _cmcr;  \r
+#define CMCR _cmcr.byte\r
+#define CMCR_PDX _cmcr.bit._PDX\r
+#define CMCR_MODEN _cmcr.bit._MODEN\r
+#define CMCR_MODRUN _cmcr.bit._MODRUN\r
+__IO_EXTENDED CMPRSTR _cmpr;  \r
+#define CMPR _cmpr.word\r
+#define CMPR_C0 _cmpr.bit._C0\r
+#define CMPR_C1 _cmpr.bit._C1\r
+#define CMPR_C2 _cmpr.bit._C2\r
+#define CMPR_C3 _cmpr.bit._C3\r
+#define CMPR_C4 _cmpr.bit._C4\r
+#define CMPR_N0 _cmpr.bit._N0\r
+#define CMPR_N1 _cmpr.bit._N1\r
+#define CMPR_N2 _cmpr.bit._N2\r
+#define CMPR_N3 _cmpr.bit._N3\r
+#define CMPR_K0 _cmpr.bit._K0\r
+#define CMPR_K1 _cmpr.bit._K1\r
+#define CMPR_K2 _cmpr.bit._K2\r
+#define CMPR_K3 _cmpr.bit._K3\r
+#define CMPR_K4 _cmpr.bit._K4\r
+#define CMPR_C _cmpr.bitc._C\r
+#define CMPR_N _cmpr.bitc._N\r
+#define CMPR_K _cmpr.bitc._K\r
+__IO_EXTENDED CMPRLSTR _cmprl;  \r
+#define CMPRL _cmprl.byte\r
+#define CMPRL_C0 _cmprl.bit._C0\r
+#define CMPRL_C1 _cmprl.bit._C1\r
+#define CMPRL_C2 _cmprl.bit._C2\r
+#define CMPRL_C3 _cmprl.bit._C3\r
+#define CMPRL_C4 _cmprl.bit._C4\r
+#define CMPRL_N0 _cmprl.bit._N0\r
+#define CMPRL_N1 _cmprl.bit._N1\r
+#define CMPRL_N2 _cmprl.bit._N2\r
+#define CMPRL_C _cmprl.bitc._C\r
+#define CMPRL_N _cmprl.bitc._N\r
+__IO_EXTENDED CMPRHSTR _cmprh;  \r
+#define CMPRH _cmprh.byte\r
+#define CMPRH_N3 _cmprh.bit._N3\r
+#define CMPRH_K0 _cmprh.bit._K0\r
+#define CMPRH_K1 _cmprh.bit._K1\r
+#define CMPRH_K2 _cmprh.bit._K2\r
+#define CMPRH_K3 _cmprh.bit._K3\r
+#define CMPRH_K4 _cmprh.bit._K4\r
+#define CMPRH_K _cmprh.bitc._K\r
+__IO_EXTENDED VRCRSTR _vrcr;  \r
+#define VRCR _vrcr.byte\r
+#define VRCR_LPBM0 _vrcr.bit._LPBM0\r
+#define VRCR_LPBM1 _vrcr.bit._LPBM1\r
+#define VRCR_LPMB2 _vrcr.bit._LPMB2\r
+#define VRCR_LPMA0 _vrcr.bit._LPMA0\r
+#define VRCR_LPMA1 _vrcr.bit._LPMA1\r
+#define VRCR_LPMA2 _vrcr.bit._LPMA2\r
+#define VRCR_HPM0 _vrcr.bit._HPM0\r
+#define VRCR_HPM1 _vrcr.bit._HPM1\r
+#define VRCR_LPBM _vrcr.bitc._LPBM\r
+#define VRCR_LPMA _vrcr.bitc._LPMA\r
+#define VRCR_HPM _vrcr.bitc._HPM\r
+__IO_EXTENDED DDR00STR _ddr00;  \r
+#define DDR00 _ddr00.byte\r
+#define DDR00_D0 _ddr00.bit._D0\r
+#define DDR00_D1 _ddr00.bit._D1\r
+#define DDR00_D2 _ddr00.bit._D2\r
+#define DDR00_D3 _ddr00.bit._D3\r
+#define DDR00_D4 _ddr00.bit._D4\r
+#define DDR00_D5 _ddr00.bit._D5\r
+#define DDR00_D6 _ddr00.bit._D6\r
+#define DDR00_D7 _ddr00.bit._D7\r
+__IO_EXTENDED DDR01STR _ddr01;  \r
+#define DDR01 _ddr01.byte\r
+#define DDR01_D0 _ddr01.bit._D0\r
+#define DDR01_D1 _ddr01.bit._D1\r
+#define DDR01_D2 _ddr01.bit._D2\r
+#define DDR01_D3 _ddr01.bit._D3\r
+#define DDR01_D4 _ddr01.bit._D4\r
+#define DDR01_D5 _ddr01.bit._D5\r
+#define DDR01_D6 _ddr01.bit._D6\r
+#define DDR01_D7 _ddr01.bit._D7\r
+__IO_EXTENDED DDR02STR _ddr02;  \r
+#define DDR02 _ddr02.byte\r
+#define DDR02_D0 _ddr02.bit._D0\r
+#define DDR02_D1 _ddr02.bit._D1\r
+#define DDR02_D2 _ddr02.bit._D2\r
+#define DDR02_D3 _ddr02.bit._D3\r
+#define DDR02_D4 _ddr02.bit._D4\r
+#define DDR02_D5 _ddr02.bit._D5\r
+#define DDR02_D6 _ddr02.bit._D6\r
+#define DDR02_D7 _ddr02.bit._D7\r
+__IO_EXTENDED DDR03STR _ddr03;  \r
+#define DDR03 _ddr03.byte\r
+#define DDR03_D0 _ddr03.bit._D0\r
+#define DDR03_D1 _ddr03.bit._D1\r
+#define DDR03_D2 _ddr03.bit._D2\r
+#define DDR03_D3 _ddr03.bit._D3\r
+#define DDR03_D4 _ddr03.bit._D4\r
+#define DDR03_D5 _ddr03.bit._D5\r
+#define DDR03_D6 _ddr03.bit._D6\r
+#define DDR03_D7 _ddr03.bit._D7\r
+__IO_EXTENDED DDR04STR _ddr04;  \r
+#define DDR04 _ddr04.byte\r
+#define DDR04_D0 _ddr04.bit._D0\r
+#define DDR04_D1 _ddr04.bit._D1\r
+#define DDR04_D2 _ddr04.bit._D2\r
+#define DDR04_D3 _ddr04.bit._D3\r
+#define DDR04_D4 _ddr04.bit._D4\r
+#define DDR04_D5 _ddr04.bit._D5\r
+#define DDR04_D6 _ddr04.bit._D6\r
+#define DDR04_D7 _ddr04.bit._D7\r
+__IO_EXTENDED DDR05STR _ddr05;  \r
+#define DDR05 _ddr05.byte\r
+#define DDR05_D0 _ddr05.bit._D0\r
+#define DDR05_D1 _ddr05.bit._D1\r
+#define DDR05_D2 _ddr05.bit._D2\r
+#define DDR05_D3 _ddr05.bit._D3\r
+#define DDR05_D4 _ddr05.bit._D4\r
+#define DDR05_D5 _ddr05.bit._D5\r
+#define DDR05_D6 _ddr05.bit._D6\r
+#define DDR05_D7 _ddr05.bit._D7\r
+__IO_EXTENDED DDR06STR _ddr06;  \r
+#define DDR06 _ddr06.byte\r
+#define DDR06_D0 _ddr06.bit._D0\r
+#define DDR06_D1 _ddr06.bit._D1\r
+#define DDR06_D2 _ddr06.bit._D2\r
+#define DDR06_D3 _ddr06.bit._D3\r
+#define DDR06_D4 _ddr06.bit._D4\r
+#define DDR06_D5 _ddr06.bit._D5\r
+#define DDR06_D6 _ddr06.bit._D6\r
+#define DDR06_D7 _ddr06.bit._D7\r
+__IO_EXTENDED DDR07STR _ddr07;  \r
+#define DDR07 _ddr07.byte\r
+#define DDR07_D0 _ddr07.bit._D0\r
+#define DDR07_D1 _ddr07.bit._D1\r
+#define DDR07_D2 _ddr07.bit._D2\r
+#define DDR07_D3 _ddr07.bit._D3\r
+#define DDR07_D4 _ddr07.bit._D4\r
+#define DDR07_D5 _ddr07.bit._D5\r
+#define DDR07_D6 _ddr07.bit._D6\r
+#define DDR07_D7 _ddr07.bit._D7\r
+__IO_EXTENDED DDR08STR _ddr08;  \r
+#define DDR08 _ddr08.byte\r
+#define DDR08_D0 _ddr08.bit._D0\r
+#define DDR08_D1 _ddr08.bit._D1\r
+#define DDR08_D2 _ddr08.bit._D2\r
+#define DDR08_D3 _ddr08.bit._D3\r
+#define DDR08_D4 _ddr08.bit._D4\r
+#define DDR08_D5 _ddr08.bit._D5\r
+#define DDR08_D6 _ddr08.bit._D6\r
+#define DDR08_D7 _ddr08.bit._D7\r
+__IO_EXTENDED DDR09STR _ddr09;  \r
+#define DDR09 _ddr09.byte\r
+#define DDR09_D0 _ddr09.bit._D0\r
+#define DDR09_D1 _ddr09.bit._D1\r
+#define DDR09_D2 _ddr09.bit._D2\r
+#define DDR09_D3 _ddr09.bit._D3\r
+#define DDR09_D4 _ddr09.bit._D4\r
+#define DDR09_D5 _ddr09.bit._D5\r
+#define DDR09_D6 _ddr09.bit._D6\r
+#define DDR09_D7 _ddr09.bit._D7\r
+__IO_EXTENDED DDR10STR _ddr10;  \r
+#define DDR10 _ddr10.byte\r
+#define DDR10_D0 _ddr10.bit._D0\r
+#define DDR10_D1 _ddr10.bit._D1\r
+__IO_EXTENDED PIER00STR _pier00;  \r
+#define PIER00 _pier00.byte\r
+#define PIER00_IE0 _pier00.bit._IE0\r
+#define PIER00_IE1 _pier00.bit._IE1\r
+#define PIER00_IE2 _pier00.bit._IE2\r
+#define PIER00_IE3 _pier00.bit._IE3\r
+#define PIER00_IE4 _pier00.bit._IE4\r
+#define PIER00_IE5 _pier00.bit._IE5\r
+#define PIER00_IE6 _pier00.bit._IE6\r
+#define PIER00_IE7 _pier00.bit._IE7\r
+__IO_EXTENDED PIER01STR _pier01;  \r
+#define PIER01 _pier01.byte\r
+#define PIER01_IE0 _pier01.bit._IE0\r
+#define PIER01_IE1 _pier01.bit._IE1\r
+#define PIER01_IE2 _pier01.bit._IE2\r
+#define PIER01_IE3 _pier01.bit._IE3\r
+#define PIER01_IE4 _pier01.bit._IE4\r
+#define PIER01_IE5 _pier01.bit._IE5\r
+#define PIER01_IE6 _pier01.bit._IE6\r
+#define PIER01_IE7 _pier01.bit._IE7\r
+__IO_EXTENDED PIER02STR _pier02;  \r
+#define PIER02 _pier02.byte\r
+#define PIER02_IE0 _pier02.bit._IE0\r
+#define PIER02_IE1 _pier02.bit._IE1\r
+#define PIER02_IE2 _pier02.bit._IE2\r
+#define PIER02_IE3 _pier02.bit._IE3\r
+#define PIER02_IE4 _pier02.bit._IE4\r
+#define PIER02_IE5 _pier02.bit._IE5\r
+#define PIER02_IE6 _pier02.bit._IE6\r
+#define PIER02_IE7 _pier02.bit._IE7\r
+__IO_EXTENDED PIER03STR _pier03;  \r
+#define PIER03 _pier03.byte\r
+#define PIER03_IE0 _pier03.bit._IE0\r
+#define PIER03_IE1 _pier03.bit._IE1\r
+#define PIER03_IE2 _pier03.bit._IE2\r
+#define PIER03_IE3 _pier03.bit._IE3\r
+#define PIER03_IE4 _pier03.bit._IE4\r
+#define PIER03_IE5 _pier03.bit._IE5\r
+#define PIER03_IE6 _pier03.bit._IE6\r
+#define PIER03_IE7 _pier03.bit._IE7\r
+__IO_EXTENDED PIER04STR _pier04;  \r
+#define PIER04 _pier04.byte\r
+#define PIER04_IE0 _pier04.bit._IE0\r
+#define PIER04_IE1 _pier04.bit._IE1\r
+#define PIER04_IE2 _pier04.bit._IE2\r
+#define PIER04_IE3 _pier04.bit._IE3\r
+#define PIER04_IE4 _pier04.bit._IE4\r
+#define PIER04_IE5 _pier04.bit._IE5\r
+#define PIER04_IE6 _pier04.bit._IE6\r
+#define PIER04_IE7 _pier04.bit._IE7\r
+__IO_EXTENDED PIER05STR _pier05;  \r
+#define PIER05 _pier05.byte\r
+#define PIER05_IE0 _pier05.bit._IE0\r
+#define PIER05_IE1 _pier05.bit._IE1\r
+#define PIER05_IE2 _pier05.bit._IE2\r
+#define PIER05_IE3 _pier05.bit._IE3\r
+#define PIER05_IE4 _pier05.bit._IE4\r
+#define PIER05_IE5 _pier05.bit._IE5\r
+#define PIER05_IE6 _pier05.bit._IE6\r
+#define PIER05_IE7 _pier05.bit._IE7\r
+__IO_EXTENDED PIER06STR _pier06;  \r
+#define PIER06 _pier06.byte\r
+#define PIER06_IE0 _pier06.bit._IE0\r
+#define PIER06_IE1 _pier06.bit._IE1\r
+#define PIER06_IE2 _pier06.bit._IE2\r
+#define PIER06_IE3 _pier06.bit._IE3\r
+#define PIER06_IE4 _pier06.bit._IE4\r
+#define PIER06_IE5 _pier06.bit._IE5\r
+#define PIER06_IE6 _pier06.bit._IE6\r
+#define PIER06_IE7 _pier06.bit._IE7\r
+__IO_EXTENDED PIER07STR _pier07;  \r
+#define PIER07 _pier07.byte\r
+#define PIER07_IE0 _pier07.bit._IE0\r
+#define PIER07_IE1 _pier07.bit._IE1\r
+#define PIER07_IE2 _pier07.bit._IE2\r
+#define PIER07_IE3 _pier07.bit._IE3\r
+#define PIER07_IE4 _pier07.bit._IE4\r
+#define PIER07_IE5 _pier07.bit._IE5\r
+#define PIER07_IE6 _pier07.bit._IE6\r
+#define PIER07_IE7 _pier07.bit._IE7\r
+__IO_EXTENDED PIER08STR _pier08;  \r
+#define PIER08 _pier08.byte\r
+#define PIER08_IE0 _pier08.bit._IE0\r
+#define PIER08_IE1 _pier08.bit._IE1\r
+#define PIER08_IE2 _pier08.bit._IE2\r
+#define PIER08_IE3 _pier08.bit._IE3\r
+#define PIER08_IE4 _pier08.bit._IE4\r
+#define PIER08_IE5 _pier08.bit._IE5\r
+#define PIER08_IE6 _pier08.bit._IE6\r
+#define PIER08_IE7 _pier08.bit._IE7\r
+__IO_EXTENDED PIER09STR _pier09;  \r
+#define PIER09 _pier09.byte\r
+#define PIER09_IE0 _pier09.bit._IE0\r
+#define PIER09_IE1 _pier09.bit._IE1\r
+#define PIER09_IE2 _pier09.bit._IE2\r
+#define PIER09_IE3 _pier09.bit._IE3\r
+#define PIER09_IE4 _pier09.bit._IE4\r
+#define PIER09_IE5 _pier09.bit._IE5\r
+#define PIER09_IE6 _pier09.bit._IE6\r
+#define PIER09_IE7 _pier09.bit._IE7\r
+__IO_EXTENDED PIER10STR _pier10;  \r
+#define PIER10 _pier10.byte\r
+#define PIER10_IE0 _pier10.bit._IE0\r
+#define PIER10_IE1 _pier10.bit._IE1\r
+__IO_EXTENDED PILR00STR _pilr00;  \r
+#define PILR00 _pilr00.byte\r
+#define PILR00_IL0 _pilr00.bit._IL0\r
+#define PILR00_IL1 _pilr00.bit._IL1\r
+#define PILR00_IL2 _pilr00.bit._IL2\r
+#define PILR00_IL3 _pilr00.bit._IL3\r
+#define PILR00_IL4 _pilr00.bit._IL4\r
+#define PILR00_IL5 _pilr00.bit._IL5\r
+#define PILR00_IL6 _pilr00.bit._IL6\r
+#define PILR00_IL7 _pilr00.bit._IL7\r
+__IO_EXTENDED PILR01STR _pilr01;  \r
+#define PILR01 _pilr01.byte\r
+#define PILR01_IL0 _pilr01.bit._IL0\r
+#define PILR01_IL1 _pilr01.bit._IL1\r
+#define PILR01_IL2 _pilr01.bit._IL2\r
+#define PILR01_IL3 _pilr01.bit._IL3\r
+#define PILR01_IL4 _pilr01.bit._IL4\r
+#define PILR01_IL5 _pilr01.bit._IL5\r
+#define PILR01_IL6 _pilr01.bit._IL6\r
+#define PILR01_IL7 _pilr01.bit._IL7\r
+__IO_EXTENDED PILR02STR _pilr02;  \r
+#define PILR02 _pilr02.byte\r
+#define PILR02_IL0 _pilr02.bit._IL0\r
+#define PILR02_IL1 _pilr02.bit._IL1\r
+#define PILR02_IL2 _pilr02.bit._IL2\r
+#define PILR02_IL3 _pilr02.bit._IL3\r
+#define PILR02_IL4 _pilr02.bit._IL4\r
+#define PILR02_IL5 _pilr02.bit._IL5\r
+#define PILR02_IL6 _pilr02.bit._IL6\r
+#define PILR02_IL7 _pilr02.bit._IL7\r
+__IO_EXTENDED PILR03STR _pilr03;  \r
+#define PILR03 _pilr03.byte\r
+#define PILR03_IL0 _pilr03.bit._IL0\r
+#define PILR03_IL1 _pilr03.bit._IL1\r
+#define PILR03_IL2 _pilr03.bit._IL2\r
+#define PILR03_IL3 _pilr03.bit._IL3\r
+#define PILR03_IL4 _pilr03.bit._IL4\r
+#define PILR03_IL5 _pilr03.bit._IL5\r
+#define PILR03_IL6 _pilr03.bit._IL6\r
+#define PILR03_IL7 _pilr03.bit._IL7\r
+__IO_EXTENDED PILR04STR _pilr04;  \r
+#define PILR04 _pilr04.byte\r
+#define PILR04_IL0 _pilr04.bit._IL0\r
+#define PILR04_IL1 _pilr04.bit._IL1\r
+#define PILR04_IL2 _pilr04.bit._IL2\r
+#define PILR04_IL3 _pilr04.bit._IL3\r
+#define PILR04_IL4 _pilr04.bit._IL4\r
+#define PILR04_IL5 _pilr04.bit._IL5\r
+#define PILR04_IL6 _pilr04.bit._IL6\r
+#define PILR04_IL7 _pilr04.bit._IL7\r
+__IO_EXTENDED PILR05STR _pilr05;  \r
+#define PILR05 _pilr05.byte\r
+#define PILR05_IL0 _pilr05.bit._IL0\r
+#define PILR05_IL1 _pilr05.bit._IL1\r
+#define PILR05_IL2 _pilr05.bit._IL2\r
+#define PILR05_IL3 _pilr05.bit._IL3\r
+#define PILR05_IL4 _pilr05.bit._IL4\r
+#define PILR05_IL5 _pilr05.bit._IL5\r
+#define PILR05_IL6 _pilr05.bit._IL6\r
+#define PILR05_IL7 _pilr05.bit._IL7\r
+__IO_EXTENDED PILR06STR _pilr06;  \r
+#define PILR06 _pilr06.byte\r
+#define PILR06_IL0 _pilr06.bit._IL0\r
+#define PILR06_IL1 _pilr06.bit._IL1\r
+#define PILR06_IL2 _pilr06.bit._IL2\r
+#define PILR06_IL3 _pilr06.bit._IL3\r
+#define PILR06_IL4 _pilr06.bit._IL4\r
+#define PILR06_IL5 _pilr06.bit._IL5\r
+#define PILR06_IL6 _pilr06.bit._IL6\r
+#define PILR06_IL7 _pilr06.bit._IL7\r
+__IO_EXTENDED PILR07STR _pilr07;  \r
+#define PILR07 _pilr07.byte\r
+#define PILR07_IL0 _pilr07.bit._IL0\r
+#define PILR07_IL1 _pilr07.bit._IL1\r
+#define PILR07_IL2 _pilr07.bit._IL2\r
+#define PILR07_IL3 _pilr07.bit._IL3\r
+#define PILR07_IL4 _pilr07.bit._IL4\r
+#define PILR07_IL5 _pilr07.bit._IL5\r
+#define PILR07_IL6 _pilr07.bit._IL6\r
+#define PILR07_IL7 _pilr07.bit._IL7\r
+__IO_EXTENDED PILR08STR _pilr08;  \r
+#define PILR08 _pilr08.byte\r
+#define PILR08_IL0 _pilr08.bit._IL0\r
+#define PILR08_IL1 _pilr08.bit._IL1\r
+#define PILR08_IL2 _pilr08.bit._IL2\r
+#define PILR08_IL3 _pilr08.bit._IL3\r
+#define PILR08_IL4 _pilr08.bit._IL4\r
+#define PILR08_IL5 _pilr08.bit._IL5\r
+#define PILR08_IL6 _pilr08.bit._IL6\r
+#define PILR08_IL7 _pilr08.bit._IL7\r
+__IO_EXTENDED PILR09STR _pilr09;  \r
+#define PILR09 _pilr09.byte\r
+#define PILR09_IL0 _pilr09.bit._IL0\r
+#define PILR09_IL1 _pilr09.bit._IL1\r
+#define PILR09_IL2 _pilr09.bit._IL2\r
+#define PILR09_IL3 _pilr09.bit._IL3\r
+#define PILR09_IL4 _pilr09.bit._IL4\r
+#define PILR09_IL5 _pilr09.bit._IL5\r
+#define PILR09_IL6 _pilr09.bit._IL6\r
+#define PILR09_IL7 _pilr09.bit._IL7\r
+__IO_EXTENDED PILR10STR _pilr10;  \r
+#define PILR10 _pilr10.byte\r
+#define PILR10_IL0 _pilr10.bit._IL0\r
+#define PILR10_IL1 _pilr10.bit._IL1\r
+__IO_EXTENDED EPILR00STR _epilr00;  \r
+#define EPILR00 _epilr00.byte\r
+#define EPILR00_EIL0 _epilr00.bit._EIL0\r
+#define EPILR00_EIL1 _epilr00.bit._EIL1\r
+#define EPILR00_EIL2 _epilr00.bit._EIL2\r
+#define EPILR00_EIL3 _epilr00.bit._EIL3\r
+#define EPILR00_EIL4 _epilr00.bit._EIL4\r
+#define EPILR00_EIL5 _epilr00.bit._EIL5\r
+#define EPILR00_EIL6 _epilr00.bit._EIL6\r
+#define EPILR00_EIL7 _epilr00.bit._EIL7\r
+__IO_EXTENDED EPILR01STR _epilr01;  \r
+#define EPILR01 _epilr01.byte\r
+#define EPILR01_EIL0 _epilr01.bit._EIL0\r
+#define EPILR01_EIL1 _epilr01.bit._EIL1\r
+#define EPILR01_EIL2 _epilr01.bit._EIL2\r
+#define EPILR01_EIL3 _epilr01.bit._EIL3\r
+#define EPILR01_EIL4 _epilr01.bit._EIL4\r
+#define EPILR01_EIL5 _epilr01.bit._EIL5\r
+#define EPILR01_EIL6 _epilr01.bit._EIL6\r
+#define EPILR01_EIL7 _epilr01.bit._EIL7\r
+__IO_EXTENDED EPILR02STR _epilr02;  \r
+#define EPILR02 _epilr02.byte\r
+#define EPILR02_EIL0 _epilr02.bit._EIL0\r
+#define EPILR02_EIL1 _epilr02.bit._EIL1\r
+#define EPILR02_EIL2 _epilr02.bit._EIL2\r
+#define EPILR02_EIL3 _epilr02.bit._EIL3\r
+#define EPILR02_EIL4 _epilr02.bit._EIL4\r
+#define EPILR02_EIL5 _epilr02.bit._EIL5\r
+#define EPILR02_EIL6 _epilr02.bit._EIL6\r
+#define EPILR02_EIL7 _epilr02.bit._EIL7\r
+__IO_EXTENDED EPILR03STR _epilr03;  \r
+#define EPILR03 _epilr03.byte\r
+#define EPILR03_EIL0 _epilr03.bit._EIL0\r
+#define EPILR03_EIL1 _epilr03.bit._EIL1\r
+#define EPILR03_EIL2 _epilr03.bit._EIL2\r
+#define EPILR03_EIL3 _epilr03.bit._EIL3\r
+#define EPILR03_EIL4 _epilr03.bit._EIL4\r
+#define EPILR03_EIL5 _epilr03.bit._EIL5\r
+#define EPILR03_EIL6 _epilr03.bit._EIL6\r
+#define EPILR03_EIL7 _epilr03.bit._EIL7\r
+__IO_EXTENDED EPILR04STR _epilr04;  \r
+#define EPILR04 _epilr04.byte\r
+#define EPILR04_EIL0 _epilr04.bit._EIL0\r
+#define EPILR04_EIL1 _epilr04.bit._EIL1\r
+#define EPILR04_EIL2 _epilr04.bit._EIL2\r
+#define EPILR04_EIL3 _epilr04.bit._EIL3\r
+#define EPILR04_EIL4 _epilr04.bit._EIL4\r
+#define EPILR04_EIL5 _epilr04.bit._EIL5\r
+#define EPILR04_EIL6 _epilr04.bit._EIL6\r
+#define EPILR04_EIL7 _epilr04.bit._EIL7\r
+__IO_EXTENDED EPILR05STR _epilr05;  \r
+#define EPILR05 _epilr05.byte\r
+#define EPILR05_EIL0 _epilr05.bit._EIL0\r
+#define EPILR05_EIL1 _epilr05.bit._EIL1\r
+#define EPILR05_EIL2 _epilr05.bit._EIL2\r
+#define EPILR05_EIL3 _epilr05.bit._EIL3\r
+#define EPILR05_EIL4 _epilr05.bit._EIL4\r
+#define EPILR05_EIL5 _epilr05.bit._EIL5\r
+#define EPILR05_EIL6 _epilr05.bit._EIL6\r
+#define EPILR05_EIL7 _epilr05.bit._EIL7\r
+__IO_EXTENDED EPILR06STR _epilr06;  \r
+#define EPILR06 _epilr06.byte\r
+#define EPILR06_EIL0 _epilr06.bit._EIL0\r
+#define EPILR06_EIL1 _epilr06.bit._EIL1\r
+#define EPILR06_EIL2 _epilr06.bit._EIL2\r
+#define EPILR06_EIL3 _epilr06.bit._EIL3\r
+#define EPILR06_EIL4 _epilr06.bit._EIL4\r
+#define EPILR06_EIL5 _epilr06.bit._EIL5\r
+#define EPILR06_EIL6 _epilr06.bit._EIL6\r
+#define EPILR06_EIL7 _epilr06.bit._EIL7\r
+__IO_EXTENDED EPILR07STR _epilr07;  \r
+#define EPILR07 _epilr07.byte\r
+#define EPILR07_EIL0 _epilr07.bit._EIL0\r
+#define EPILR07_EIL1 _epilr07.bit._EIL1\r
+#define EPILR07_EIL2 _epilr07.bit._EIL2\r
+#define EPILR07_EIL3 _epilr07.bit._EIL3\r
+#define EPILR07_EIL4 _epilr07.bit._EIL4\r
+#define EPILR07_EIL5 _epilr07.bit._EIL5\r
+#define EPILR07_EIL6 _epilr07.bit._EIL6\r
+#define EPILR07_EIL7 _epilr07.bit._EIL7\r
+__IO_EXTENDED EPILR08STR _epilr08;  \r
+#define EPILR08 _epilr08.byte\r
+#define EPILR08_EIL0 _epilr08.bit._EIL0\r
+#define EPILR08_EIL1 _epilr08.bit._EIL1\r
+#define EPILR08_EIL2 _epilr08.bit._EIL2\r
+#define EPILR08_EIL3 _epilr08.bit._EIL3\r
+#define EPILR08_EIL4 _epilr08.bit._EIL4\r
+#define EPILR08_EIL5 _epilr08.bit._EIL5\r
+#define EPILR08_EIL6 _epilr08.bit._EIL6\r
+#define EPILR08_EIL7 _epilr08.bit._EIL7\r
+__IO_EXTENDED EPILR09STR _epilr09;  \r
+#define EPILR09 _epilr09.byte\r
+#define EPILR09_EIL0 _epilr09.bit._EIL0\r
+#define EPILR09_EIL1 _epilr09.bit._EIL1\r
+#define EPILR09_EIL2 _epilr09.bit._EIL2\r
+#define EPILR09_EIL3 _epilr09.bit._EIL3\r
+#define EPILR09_EIL4 _epilr09.bit._EIL4\r
+#define EPILR09_EIL5 _epilr09.bit._EIL5\r
+#define EPILR09_EIL6 _epilr09.bit._EIL6\r
+#define EPILR09_EIL7 _epilr09.bit._EIL7\r
+__IO_EXTENDED EPILR10STR _epilr10;  \r
+#define EPILR10 _epilr10.byte\r
+#define EPILR10_EIL0 _epilr10.bit._EIL0\r
+#define EPILR10_EIL1 _epilr10.bit._EIL1\r
+__IO_EXTENDED PODR00STR _podr00;  \r
+#define PODR00 _podr00.byte\r
+#define PODR00_OD0 _podr00.bit._OD0\r
+#define PODR00_OD1 _podr00.bit._OD1\r
+#define PODR00_OD2 _podr00.bit._OD2\r
+#define PODR00_OD3 _podr00.bit._OD3\r
+#define PODR00_OD4 _podr00.bit._OD4\r
+#define PODR00_OD5 _podr00.bit._OD5\r
+#define PODR00_OD6 _podr00.bit._OD6\r
+#define PODR00_OD7 _podr00.bit._OD7\r
+__IO_EXTENDED PODR01STR _podr01;  \r
+#define PODR01 _podr01.byte\r
+#define PODR01_OD0 _podr01.bit._OD0\r
+#define PODR01_OD1 _podr01.bit._OD1\r
+#define PODR01_OD2 _podr01.bit._OD2\r
+#define PODR01_OD3 _podr01.bit._OD3\r
+#define PODR01_OD4 _podr01.bit._OD4\r
+#define PODR01_OD5 _podr01.bit._OD5\r
+#define PODR01_OD6 _podr01.bit._OD6\r
+#define PODR01_OD7 _podr01.bit._OD7\r
+__IO_EXTENDED PODR02STR _podr02;  \r
+#define PODR02 _podr02.byte\r
+#define PODR02_OD0 _podr02.bit._OD0\r
+#define PODR02_OD1 _podr02.bit._OD1\r
+#define PODR02_OD2 _podr02.bit._OD2\r
+#define PODR02_OD3 _podr02.bit._OD3\r
+#define PODR02_OD4 _podr02.bit._OD4\r
+#define PODR02_OD5 _podr02.bit._OD5\r
+#define PODR02_OD6 _podr02.bit._OD6\r
+#define PODR02_OD7 _podr02.bit._OD7\r
+__IO_EXTENDED PODR03STR _podr03;  \r
+#define PODR03 _podr03.byte\r
+#define PODR03_OD0 _podr03.bit._OD0\r
+#define PODR03_OD1 _podr03.bit._OD1\r
+#define PODR03_OD2 _podr03.bit._OD2\r
+#define PODR03_OD3 _podr03.bit._OD3\r
+#define PODR03_OD4 _podr03.bit._OD4\r
+#define PODR03_OD5 _podr03.bit._OD5\r
+#define PODR03_OD6 _podr03.bit._OD6\r
+#define PODR03_OD7 _podr03.bit._OD7\r
+__IO_EXTENDED PODR04STR _podr04;  \r
+#define PODR04 _podr04.byte\r
+#define PODR04_OD0 _podr04.bit._OD0\r
+#define PODR04_OD1 _podr04.bit._OD1\r
+#define PODR04_OD2 _podr04.bit._OD2\r
+#define PODR04_OD3 _podr04.bit._OD3\r
+#define PODR04_OD4 _podr04.bit._OD4\r
+#define PODR04_OD5 _podr04.bit._OD5\r
+#define PODR04_OD6 _podr04.bit._OD6\r
+#define PODR04_OD7 _podr04.bit._OD7\r
+__IO_EXTENDED PODR05STR _podr05;  \r
+#define PODR05 _podr05.byte\r
+#define PODR05_OD0 _podr05.bit._OD0\r
+#define PODR05_OD1 _podr05.bit._OD1\r
+#define PODR05_OD2 _podr05.bit._OD2\r
+#define PODR05_OD3 _podr05.bit._OD3\r
+#define PODR05_OD4 _podr05.bit._OD4\r
+#define PODR05_OD5 _podr05.bit._OD5\r
+#define PODR05_OD6 _podr05.bit._OD6\r
+#define PODR05_OD7 _podr05.bit._OD7\r
+__IO_EXTENDED PODR06STR _podr06;  \r
+#define PODR06 _podr06.byte\r
+#define PODR06_OD0 _podr06.bit._OD0\r
+#define PODR06_OD1 _podr06.bit._OD1\r
+#define PODR06_OD2 _podr06.bit._OD2\r
+#define PODR06_OD3 _podr06.bit._OD3\r
+#define PODR06_OD4 _podr06.bit._OD4\r
+#define PODR06_OD5 _podr06.bit._OD5\r
+#define PODR06_OD6 _podr06.bit._OD6\r
+#define PODR06_OD7 _podr06.bit._OD7\r
+__IO_EXTENDED PODR07STR _podr07;  \r
+#define PODR07 _podr07.byte\r
+#define PODR07_OD0 _podr07.bit._OD0\r
+#define PODR07_OD1 _podr07.bit._OD1\r
+#define PODR07_OD2 _podr07.bit._OD2\r
+#define PODR07_OD3 _podr07.bit._OD3\r
+#define PODR07_OD4 _podr07.bit._OD4\r
+#define PODR07_OD5 _podr07.bit._OD5\r
+#define PODR07_OD6 _podr07.bit._OD6\r
+#define PODR07_OD7 _podr07.bit._OD7\r
+__IO_EXTENDED PODR08STR _podr08;  \r
+#define PODR08 _podr08.byte\r
+#define PODR08_OD0 _podr08.bit._OD0\r
+#define PODR08_OD1 _podr08.bit._OD1\r
+#define PODR08_OD2 _podr08.bit._OD2\r
+#define PODR08_OD3 _podr08.bit._OD3\r
+#define PODR08_OD4 _podr08.bit._OD4\r
+#define PODR08_OD5 _podr08.bit._OD5\r
+#define PODR08_OD6 _podr08.bit._OD6\r
+#define PODR08_OD7 _podr08.bit._OD7\r
+__IO_EXTENDED PODR09STR _podr09;  \r
+#define PODR09 _podr09.byte\r
+#define PODR09_OD0 _podr09.bit._OD0\r
+#define PODR09_OD1 _podr09.bit._OD1\r
+#define PODR09_OD2 _podr09.bit._OD2\r
+#define PODR09_OD3 _podr09.bit._OD3\r
+#define PODR09_OD4 _podr09.bit._OD4\r
+#define PODR09_OD5 _podr09.bit._OD5\r
+#define PODR09_OD6 _podr09.bit._OD6\r
+#define PODR09_OD7 _podr09.bit._OD7\r
+__IO_EXTENDED PODR10STR _podr10;  \r
+#define PODR10 _podr10.byte\r
+#define PODR10_OD0 _podr10.bit._OD0\r
+#define PODR10_OD1 _podr10.bit._OD1\r
+__IO_EXTENDED PHDR08STR _phdr08;  \r
+#define PHDR08 _phdr08.byte\r
+#define PHDR08_HD0 _phdr08.bit._HD0\r
+#define PHDR08_HD1 _phdr08.bit._HD1\r
+#define PHDR08_HD2 _phdr08.bit._HD2\r
+#define PHDR08_HD3 _phdr08.bit._HD3\r
+#define PHDR08_HD4 _phdr08.bit._HD4\r
+#define PHDR08_HD5 _phdr08.bit._HD5\r
+#define PHDR08_HD6 _phdr08.bit._HD6\r
+#define PHDR08_HD7 _phdr08.bit._HD7\r
+__IO_EXTENDED PHDR09STR _phdr09;  \r
+#define PHDR09 _phdr09.byte\r
+#define PHDR09_HD0 _phdr09.bit._HD0\r
+#define PHDR09_HD1 _phdr09.bit._HD1\r
+#define PHDR09_HD2 _phdr09.bit._HD2\r
+#define PHDR09_HD3 _phdr09.bit._HD3\r
+#define PHDR09_HD4 _phdr09.bit._HD4\r
+#define PHDR09_HD5 _phdr09.bit._HD5\r
+#define PHDR09_HD6 _phdr09.bit._HD6\r
+#define PHDR09_HD7 _phdr09.bit._HD7\r
+__IO_EXTENDED PHDR10STR _phdr10;  \r
+#define PHDR10 _phdr10.byte\r
+#define PHDR10_HD0 _phdr10.bit._HD0\r
+#define PHDR10_HD1 _phdr10.bit._HD1\r
+#define PHDR10_HD2 _phdr10.bit._HD2\r
+#define PHDR10_HD3 _phdr10.bit._HD3\r
+#define PHDR10_HD4 _phdr10.bit._HD4\r
+#define PHDR10_HD5 _phdr10.bit._HD5\r
+#define PHDR10_HD6 _phdr10.bit._HD6\r
+#define PHDR10_HD7 _phdr10.bit._HD7\r
+__IO_EXTENDED PUCR00STR _pucr00;  \r
+#define PUCR00 _pucr00.byte\r
+#define PUCR00_PU0 _pucr00.bit._PU0\r
+#define PUCR00_PU1 _pucr00.bit._PU1\r
+#define PUCR00_PU2 _pucr00.bit._PU2\r
+#define PUCR00_PU3 _pucr00.bit._PU3\r
+#define PUCR00_PU4 _pucr00.bit._PU4\r
+#define PUCR00_PU5 _pucr00.bit._PU5\r
+#define PUCR00_PU6 _pucr00.bit._PU6\r
+#define PUCR00_PU7 _pucr00.bit._PU7\r
+__IO_EXTENDED PUCR01STR _pucr01;  \r
+#define PUCR01 _pucr01.byte\r
+#define PUCR01_PU0 _pucr01.bit._PU0\r
+#define PUCR01_PU1 _pucr01.bit._PU1\r
+#define PUCR01_PU2 _pucr01.bit._PU2\r
+#define PUCR01_PU3 _pucr01.bit._PU3\r
+#define PUCR01_PU4 _pucr01.bit._PU4\r
+#define PUCR01_PU5 _pucr01.bit._PU5\r
+#define PUCR01_PU6 _pucr01.bit._PU6\r
+#define PUCR01_PU7 _pucr01.bit._PU7\r
+__IO_EXTENDED PUCR02STR _pucr02;  \r
+#define PUCR02 _pucr02.byte\r
+#define PUCR02_PU0 _pucr02.bit._PU0\r
+#define PUCR02_PU1 _pucr02.bit._PU1\r
+#define PUCR02_PU2 _pucr02.bit._PU2\r
+#define PUCR02_PU3 _pucr02.bit._PU3\r
+#define PUCR02_PU4 _pucr02.bit._PU4\r
+#define PUCR02_PU5 _pucr02.bit._PU5\r
+#define PUCR02_PU6 _pucr02.bit._PU6\r
+#define PUCR02_PU7 _pucr02.bit._PU7\r
+__IO_EXTENDED PUCR03STR _pucr03;  \r
+#define PUCR03 _pucr03.byte\r
+#define PUCR03_PU0 _pucr03.bit._PU0\r
+#define PUCR03_PU1 _pucr03.bit._PU1\r
+#define PUCR03_PU2 _pucr03.bit._PU2\r
+#define PUCR03_PU3 _pucr03.bit._PU3\r
+#define PUCR03_PU4 _pucr03.bit._PU4\r
+#define PUCR03_PU5 _pucr03.bit._PU5\r
+#define PUCR03_PU6 _pucr03.bit._PU6\r
+#define PUCR03_PU7 _pucr03.bit._PU7\r
+__IO_EXTENDED PUCR04STR _pucr04;  \r
+#define PUCR04 _pucr04.byte\r
+#define PUCR04_PU0 _pucr04.bit._PU0\r
+#define PUCR04_PU1 _pucr04.bit._PU1\r
+#define PUCR04_PU2 _pucr04.bit._PU2\r
+#define PUCR04_PU3 _pucr04.bit._PU3\r
+#define PUCR04_PU4 _pucr04.bit._PU4\r
+#define PUCR04_PU5 _pucr04.bit._PU5\r
+#define PUCR04_PU6 _pucr04.bit._PU6\r
+#define PUCR04_PU7 _pucr04.bit._PU7\r
+__IO_EXTENDED PUCR05STR _pucr05;  \r
+#define PUCR05 _pucr05.byte\r
+#define PUCR05_PU0 _pucr05.bit._PU0\r
+#define PUCR05_PU1 _pucr05.bit._PU1\r
+#define PUCR05_PU2 _pucr05.bit._PU2\r
+#define PUCR05_PU3 _pucr05.bit._PU3\r
+#define PUCR05_PU4 _pucr05.bit._PU4\r
+#define PUCR05_PU5 _pucr05.bit._PU5\r
+#define PUCR05_PU6 _pucr05.bit._PU6\r
+#define PUCR05_PU7 _pucr05.bit._PU7\r
+__IO_EXTENDED PUCR06STR _pucr06;  \r
+#define PUCR06 _pucr06.byte\r
+#define PUCR06_PU0 _pucr06.bit._PU0\r
+#define PUCR06_PU1 _pucr06.bit._PU1\r
+#define PUCR06_PU2 _pucr06.bit._PU2\r
+#define PUCR06_PU3 _pucr06.bit._PU3\r
+#define PUCR06_PU4 _pucr06.bit._PU4\r
+#define PUCR06_PU5 _pucr06.bit._PU5\r
+#define PUCR06_PU6 _pucr06.bit._PU6\r
+#define PUCR06_PU7 _pucr06.bit._PU7\r
+__IO_EXTENDED PUCR07STR _pucr07;  \r
+#define PUCR07 _pucr07.byte\r
+#define PUCR07_PU0 _pucr07.bit._PU0\r
+#define PUCR07_PU1 _pucr07.bit._PU1\r
+#define PUCR07_PU2 _pucr07.bit._PU2\r
+#define PUCR07_PU3 _pucr07.bit._PU3\r
+#define PUCR07_PU4 _pucr07.bit._PU4\r
+#define PUCR07_PU5 _pucr07.bit._PU5\r
+#define PUCR07_PU6 _pucr07.bit._PU6\r
+#define PUCR07_PU7 _pucr07.bit._PU7\r
+__IO_EXTENDED PUCR08STR _pucr08;  \r
+#define PUCR08 _pucr08.byte\r
+#define PUCR08_PU0 _pucr08.bit._PU0\r
+#define PUCR08_PU1 _pucr08.bit._PU1\r
+#define PUCR08_PU2 _pucr08.bit._PU2\r
+#define PUCR08_PU3 _pucr08.bit._PU3\r
+#define PUCR08_PU4 _pucr08.bit._PU4\r
+#define PUCR08_PU5 _pucr08.bit._PU5\r
+#define PUCR08_PU6 _pucr08.bit._PU6\r
+#define PUCR08_PU7 _pucr08.bit._PU7\r
+__IO_EXTENDED PUCR09STR _pucr09;  \r
+#define PUCR09 _pucr09.byte\r
+#define PUCR09_PU0 _pucr09.bit._PU0\r
+#define PUCR09_PU1 _pucr09.bit._PU1\r
+#define PUCR09_PU2 _pucr09.bit._PU2\r
+#define PUCR09_PU3 _pucr09.bit._PU3\r
+#define PUCR09_PU4 _pucr09.bit._PU4\r
+#define PUCR09_PU5 _pucr09.bit._PU5\r
+#define PUCR09_PU6 _pucr09.bit._PU6\r
+#define PUCR09_PU7 _pucr09.bit._PU7\r
+__IO_EXTENDED PUCR10STR _pucr10;  \r
+#define PUCR10 _pucr10.byte\r
+#define PUCR10_PU0 _pucr10.bit._PU0\r
+#define PUCR10_PU1 _pucr10.bit._PU1\r
+__IO_EXTENDED EPSR00STR _epsr00;  \r
+#define EPSR00 _epsr00.byte\r
+#define EPSR00_PS0 _epsr00.bit._PS0\r
+#define EPSR00_PS1 _epsr00.bit._PS1\r
+#define EPSR00_PS2 _epsr00.bit._PS2\r
+#define EPSR00_PS3 _epsr00.bit._PS3\r
+#define EPSR00_PS4 _epsr00.bit._PS4\r
+#define EPSR00_PS5 _epsr00.bit._PS5\r
+#define EPSR00_PS6 _epsr00.bit._PS6\r
+#define EPSR00_PS7 _epsr00.bit._PS7\r
+__IO_EXTENDED EPSR01STR _epsr01;  \r
+#define EPSR01 _epsr01.byte\r
+#define EPSR01_PS0 _epsr01.bit._PS0\r
+#define EPSR01_PS1 _epsr01.bit._PS1\r
+#define EPSR01_PS2 _epsr01.bit._PS2\r
+#define EPSR01_PS3 _epsr01.bit._PS3\r
+#define EPSR01_PS4 _epsr01.bit._PS4\r
+#define EPSR01_PS5 _epsr01.bit._PS5\r
+#define EPSR01_PS6 _epsr01.bit._PS6\r
+#define EPSR01_PS7 _epsr01.bit._PS7\r
+__IO_EXTENDED EPSR02STR _epsr02;  \r
+#define EPSR02 _epsr02.byte\r
+#define EPSR02_PS0 _epsr02.bit._PS0\r
+#define EPSR02_PS1 _epsr02.bit._PS1\r
+#define EPSR02_PS2 _epsr02.bit._PS2\r
+#define EPSR02_PS3 _epsr02.bit._PS3\r
+#define EPSR02_PS4 _epsr02.bit._PS4\r
+#define EPSR02_PS5 _epsr02.bit._PS5\r
+#define EPSR02_PS6 _epsr02.bit._PS6\r
+#define EPSR02_PS7 _epsr02.bit._PS7\r
+__IO_EXTENDED EPSR03STR _epsr03;  \r
+#define EPSR03 _epsr03.byte\r
+#define EPSR03_PS0 _epsr03.bit._PS0\r
+#define EPSR03_PS1 _epsr03.bit._PS1\r
+#define EPSR03_PS2 _epsr03.bit._PS2\r
+#define EPSR03_PS3 _epsr03.bit._PS3\r
+#define EPSR03_PS4 _epsr03.bit._PS4\r
+#define EPSR03_PS5 _epsr03.bit._PS5\r
+#define EPSR03_PS6 _epsr03.bit._PS6\r
+#define EPSR03_PS7 _epsr03.bit._PS7\r
+__IO_EXTENDED EPSR04STR _epsr04;  \r
+#define EPSR04 _epsr04.byte\r
+#define EPSR04_PS0 _epsr04.bit._PS0\r
+#define EPSR04_PS1 _epsr04.bit._PS1\r
+#define EPSR04_PS2 _epsr04.bit._PS2\r
+#define EPSR04_PS3 _epsr04.bit._PS3\r
+#define EPSR04_PS4 _epsr04.bit._PS4\r
+#define EPSR04_PS5 _epsr04.bit._PS5\r
+#define EPSR04_PS6 _epsr04.bit._PS6\r
+#define EPSR04_PS7 _epsr04.bit._PS7\r
+__IO_EXTENDED EPSR05STR _epsr05;  \r
+#define EPSR05 _epsr05.byte\r
+#define EPSR05_PS0 _epsr05.bit._PS0\r
+#define EPSR05_PS1 _epsr05.bit._PS1\r
+#define EPSR05_PS2 _epsr05.bit._PS2\r
+#define EPSR05_PS3 _epsr05.bit._PS3\r
+#define EPSR05_PS4 _epsr05.bit._PS4\r
+#define EPSR05_PS5 _epsr05.bit._PS5\r
+#define EPSR05_PS6 _epsr05.bit._PS6\r
+#define EPSR05_PS7 _epsr05.bit._PS7\r
+__IO_EXTENDED EPSR06STR _epsr06;  \r
+#define EPSR06 _epsr06.byte\r
+#define EPSR06_PS0 _epsr06.bit._PS0\r
+#define EPSR06_PS1 _epsr06.bit._PS1\r
+#define EPSR06_PS2 _epsr06.bit._PS2\r
+#define EPSR06_PS3 _epsr06.bit._PS3\r
+#define EPSR06_PS4 _epsr06.bit._PS4\r
+#define EPSR06_PS5 _epsr06.bit._PS5\r
+#define EPSR06_PS6 _epsr06.bit._PS6\r
+#define EPSR06_PS7 _epsr06.bit._PS7\r
+__IO_EXTENDED EPSR07STR _epsr07;  \r
+#define EPSR07 _epsr07.byte\r
+#define EPSR07_PS0 _epsr07.bit._PS0\r
+#define EPSR07_PS1 _epsr07.bit._PS1\r
+#define EPSR07_PS2 _epsr07.bit._PS2\r
+#define EPSR07_PS3 _epsr07.bit._PS3\r
+#define EPSR07_PS4 _epsr07.bit._PS4\r
+#define EPSR07_PS5 _epsr07.bit._PS5\r
+#define EPSR07_PS6 _epsr07.bit._PS6\r
+#define EPSR07_PS7 _epsr07.bit._PS7\r
+__IO_EXTENDED EPSR08STR _epsr08;  \r
+#define EPSR08 _epsr08.byte\r
+#define EPSR08_PS0 _epsr08.bit._PS0\r
+#define EPSR08_PS1 _epsr08.bit._PS1\r
+#define EPSR08_PS2 _epsr08.bit._PS2\r
+#define EPSR08_PS3 _epsr08.bit._PS3\r
+#define EPSR08_PS4 _epsr08.bit._PS4\r
+#define EPSR08_PS5 _epsr08.bit._PS5\r
+#define EPSR08_PS6 _epsr08.bit._PS6\r
+#define EPSR08_PS7 _epsr08.bit._PS7\r
+__IO_EXTENDED EPSR09STR _epsr09;  \r
+#define EPSR09 _epsr09.byte\r
+#define EPSR09_PS0 _epsr09.bit._PS0\r
+#define EPSR09_PS1 _epsr09.bit._PS1\r
+#define EPSR09_PS2 _epsr09.bit._PS2\r
+#define EPSR09_PS3 _epsr09.bit._PS3\r
+#define EPSR09_PS4 _epsr09.bit._PS4\r
+#define EPSR09_PS5 _epsr09.bit._PS5\r
+#define EPSR09_PS6 _epsr09.bit._PS6\r
+#define EPSR09_PS7 _epsr09.bit._PS7\r
+__IO_EXTENDED EPSR10STR _epsr10;  \r
+#define EPSR10 _epsr10.byte\r
+#define EPSR10_PS0 _epsr10.bit._PS0\r
+#define EPSR10_PS1 _epsr10.bit._PS1\r
+__IO_EXTENDED ADER0STR _ader0;  \r
+#define ADER0 _ader0.byte\r
+#define ADER0_ADE0 _ader0.bit._ADE0\r
+#define ADER0_ADE1 _ader0.bit._ADE1\r
+#define ADER0_ADE2 _ader0.bit._ADE2\r
+#define ADER0_ADE3 _ader0.bit._ADE3\r
+#define ADER0_ADE4 _ader0.bit._ADE4\r
+#define ADER0_ADE5 _ader0.bit._ADE5\r
+#define ADER0_ADE6 _ader0.bit._ADE6\r
+#define ADER0_ADE7 _ader0.bit._ADE7\r
+__IO_EXTENDED ADER1STR _ader1;  \r
+#define ADER1 _ader1.byte\r
+#define ADER1_ADE8 _ader1.bit._ADE8\r
+#define ADER1_ADE9 _ader1.bit._ADE9\r
+#define ADER1_ADE10 _ader1.bit._ADE10\r
+#define ADER1_ADE11 _ader1.bit._ADE11\r
+#define ADER1_ADE12 _ader1.bit._ADE12\r
+#define ADER1_ADE13 _ader1.bit._ADE13\r
+#define ADER1_ADE14 _ader1.bit._ADE14\r
+#define ADER1_ADE15 _ader1.bit._ADE15\r
+__IO_EXTENDED ADER2STR _ader2;  \r
+#define ADER2 _ader2.byte\r
+#define ADER2_ADE16 _ader2.bit._ADE16\r
+#define ADER2_ADE17 _ader2.bit._ADE17\r
+#define ADER2_ADE18 _ader2.bit._ADE18\r
+#define ADER2_ADE19 _ader2.bit._ADE19\r
+#define ADER2_ADE20 _ader2.bit._ADE20\r
+#define ADER2_ADE21 _ader2.bit._ADE21\r
+#define ADER2_ADE22 _ader2.bit._ADE22\r
+#define ADER2_ADE23 _ader2.bit._ADE23\r
+__IO_EXTENDED PRRR0STR _prrr0;  \r
+#define PRRR0 _prrr0.byte\r
+#define PRRR0_INT0_R _prrr0.bit._INT0_R\r
+#define PRRR0_INT1_R _prrr0.bit._INT1_R\r
+#define PRRR0_INT2_R _prrr0.bit._INT2_R\r
+#define PRRR0_INT3_R _prrr0.bit._INT3_R\r
+#define PRRR0_INT4_R _prrr0.bit._INT4_R\r
+#define PRRR0_INT5_R _prrr0.bit._INT5_R\r
+#define PRRR0_INT6_R _prrr0.bit._INT6_R\r
+#define PRRR0_INT7_R _prrr0.bit._INT7_R\r
+__IO_EXTENDED PRRR1STR _prrr1;  \r
+#define PRRR1 _prrr1.byte\r
+#define PRRR1_INT8_R _prrr1.bit._INT8_R\r
+#define PRRR1_INT9_R _prrr1.bit._INT9_R\r
+#define PRRR1_INT10_R _prrr1.bit._INT10_R\r
+#define PRRR1_INT11_R _prrr1.bit._INT11_R\r
+#define PRRR1_INT12_R _prrr1.bit._INT12_R\r
+#define PRRR1_INT13_R _prrr1.bit._INT13_R\r
+#define PRRR1_INT14_R _prrr1.bit._INT14_R\r
+#define PRRR1_INT15_R _prrr1.bit._INT15_R\r
+__IO_EXTENDED PRRR2STR _prrr2;  \r
+#define PRRR2 _prrr2.byte\r
+#define PRRR2_PPG0_R _prrr2.bit._PPG0_R\r
+#define PRRR2_PPG1_R _prrr2.bit._PPG1_R\r
+#define PRRR2_PPG2_R _prrr2.bit._PPG2_R\r
+#define PRRR2_PPG3_R _prrr2.bit._PPG3_R\r
+#define PRRR2_PPG4_R _prrr2.bit._PPG4_R\r
+#define PRRR2_PPG5_R _prrr2.bit._PPG5_R\r
+#define PRRR2_PPG6_R _prrr2.bit._PPG6_R\r
+#define PRRR2_PPG7_R _prrr2.bit._PPG7_R\r
+__IO_EXTENDED PRRR3STR _prrr3;  \r
+#define PRRR3 _prrr3.byte\r
+#define PRRR3_TIN0_R _prrr3.bit._TIN0_R\r
+#define PRRR3_TOT0_R _prrr3.bit._TOT0_R\r
+#define PRRR3_TIN1_R _prrr3.bit._TIN1_R\r
+#define PRRR3_TOT1_R _prrr3.bit._TOT1_R\r
+#define PRRR3_TIN2_R _prrr3.bit._TIN2_R\r
+#define PRRR3_TOT2_R _prrr3.bit._TOT2_R\r
+#define PRRR3_TIN3_R _prrr3.bit._TIN3_R\r
+#define PRRR3_TOT3_R _prrr3.bit._TOT3_R\r
+__IO_EXTENDED PRRR4STR _prrr4;  \r
+#define PRRR4 _prrr4.byte\r
+#define PRRR4_IN0_R _prrr4.bit._IN0_R\r
+#define PRRR4_IN1_R _prrr4.bit._IN1_R\r
+#define PRRR4_IN2_R _prrr4.bit._IN2_R\r
+#define PRRR4_IN3_R _prrr4.bit._IN3_R\r
+#define PRRR4_IN4_R _prrr4.bit._IN4_R\r
+#define PRRR4_IN5_R _prrr4.bit._IN5_R\r
+#define PRRR4_IN6_R _prrr4.bit._IN6_R\r
+#define PRRR4_IN7_R _prrr4.bit._IN7_R\r
+__IO_EXTENDED PRRR5STR _prrr5;  \r
+#define PRRR5 _prrr5.byte\r
+#define PRRR5_OUT0_R _prrr5.bit._OUT0_R\r
+#define PRRR5_OUT1_R _prrr5.bit._OUT1_R\r
+#define PRRR5_OUT2_R _prrr5.bit._OUT2_R\r
+#define PRRR5_OUT3_R _prrr5.bit._OUT3_R\r
+#define PRRR5_OUT6_R _prrr5.bit._OUT6_R\r
+#define PRRR5_OUT7_R _prrr5.bit._OUT7_R\r
+__IO_EXTENDED PRRR6STR _prrr6;  \r
+#define PRRR6 _prrr6.byte\r
+#define PRRR6_SGO0_R _prrr6.bit._SGO0_R\r
+#define PRRR6_SGA0_R _prrr6.bit._SGA0_R\r
+#define PRRR6_FRCK0_R _prrr6.bit._FRCK0_R\r
+#define PRRR6_SIN2_R _prrr6.bit._SIN2_R\r
+#define PRRR6_SOT2_R _prrr6.bit._SOT2_R\r
+#define PRRR6_SCK2_R _prrr6.bit._SCK2_R\r
+#define PRRR6_CKOT1_R _prrr6.bit._CKOT1_R\r
+#define PRRR6_CKOTX1_R _prrr6.bit._CKOTX1_R\r
+__IO_EXTENDED PRRR7STR _prrr7;  \r
+#define PRRR7 _prrr7.byte\r
+#define PRRR7_ADTG_R _prrr7.bit._ADTG_R\r
+#define PRRR7_NMI_R _prrr7.bit._NMI_R\r
+#define PRRR7_CS3_R _prrr7.bit._CS3_R\r
+#define PRRR7_INT3_R1 _prrr7.bit._INT3_R1\r
+#define PRRR7_INT4_R1 _prrr7.bit._INT4_R1\r
+#define PRRR7_INT5_R1 _prrr7.bit._INT5_R1\r
+#define PRRR7_RX2_R _prrr7.bit._RX2_R\r
+#define PRRR7_TX2_R _prrr7.bit._TX2_R\r
+__IO_EXTENDED PRRR8STR _prrr8;  \r
+#define PRRR8 _prrr8.byte\r
+#define PRRR8_SIN7_R _prrr8.bit._SIN7_R\r
+#define PRRR8_SOT7_R _prrr8.bit._SOT7_R\r
+#define PRRR8_SCK7_R _prrr8.bit._SCK7_R\r
+#define PRRR8_SIN8_R _prrr8.bit._SIN8_R\r
+#define PRRR8_SOT8_R _prrr8.bit._SOT8_R\r
+#define PRRR8_SCK8_R _prrr8.bit._SCK8_R\r
+#define PRRR8_SIN9_R _prrr8.bit._SIN9_R\r
+#define PRRR8_SOT9_R _prrr8.bit._SOT9_R\r
+__IO_EXTENDED PRRR9STR _prrr9;  \r
+#define PRRR9 _prrr9.byte\r
+#define PRRR9_SCK9_R _prrr9.bit._SCK9_R\r
+#define PRRR9_SGO1_R _prrr9.bit._SGO1_R\r
+#define PRRR9_SGA1_R _prrr9.bit._SGA1_R\r
+#define PRRR9_FRCK2_R _prrr9.bit._FRCK2_R\r
+#define PRRR9_OUT10_R _prrr9.bit._OUT10_R\r
+#define PRRR9_CKOT0_R _prrr9.bit._CKOT0_R\r
+__IO_EXTENDED WTBR0STR _wtbr0;  \r
+#define WTBR0 _wtbr0.word\r
+#define WTBR0_D0 _wtbr0.bit._D0\r
+#define WTBR0_D1 _wtbr0.bit._D1\r
+#define WTBR0_D2 _wtbr0.bit._D2\r
+#define WTBR0_D3 _wtbr0.bit._D3\r
+#define WTBR0_D4 _wtbr0.bit._D4\r
+#define WTBR0_D5 _wtbr0.bit._D5\r
+#define WTBR0_D6 _wtbr0.bit._D6\r
+#define WTBR0_D7 _wtbr0.bit._D7\r
+#define WTBR0_D8 _wtbr0.bit._D8\r
+#define WTBR0_D9 _wtbr0.bit._D9\r
+#define WTBR0_D10 _wtbr0.bit._D10\r
+#define WTBR0_D11 _wtbr0.bit._D11\r
+#define WTBR0_D12 _wtbr0.bit._D12\r
+#define WTBR0_D13 _wtbr0.bit._D13\r
+#define WTBR0_D14 _wtbr0.bit._D14\r
+#define WTBR0_D15 _wtbr0.bit._D15\r
+#define WTBR0_D _wtbr0.bitc._D\r
+__IO_EXTENDED WTBRL0STR _wtbrl0;  \r
+#define WTBRL0 _wtbrl0.byte\r
+#define WTBRL0_D0 _wtbrl0.bit._D0\r
+#define WTBRL0_D1 _wtbrl0.bit._D1\r
+#define WTBRL0_D2 _wtbrl0.bit._D2\r
+#define WTBRL0_D3 _wtbrl0.bit._D3\r
+#define WTBRL0_D4 _wtbrl0.bit._D4\r
+#define WTBRL0_D5 _wtbrl0.bit._D5\r
+#define WTBRL0_D6 _wtbrl0.bit._D6\r
+#define WTBRL0_D7 _wtbrl0.bit._D7\r
+__IO_EXTENDED WTBRH0STR _wtbrh0;  \r
+#define WTBRH0 _wtbrh0.byte\r
+#define WTBRH0_D8 _wtbrh0.bit._D8\r
+#define WTBRH0_D9 _wtbrh0.bit._D9\r
+#define WTBRH0_D10 _wtbrh0.bit._D10\r
+#define WTBRH0_D11 _wtbrh0.bit._D11\r
+#define WTBRH0_D12 _wtbrh0.bit._D12\r
+#define WTBRH0_D13 _wtbrh0.bit._D13\r
+#define WTBRH0_D14 _wtbrh0.bit._D14\r
+#define WTBRH0_D15 _wtbrh0.bit._D15\r
+__IO_EXTENDED WTBR1STR _wtbr1;  \r
+#define WTBR1 _wtbr1.byte\r
+#define WTBR1_D16 _wtbr1.bit._D16\r
+#define WTBR1_D17 _wtbr1.bit._D17\r
+#define WTBR1_D18 _wtbr1.bit._D18\r
+#define WTBR1_D19 _wtbr1.bit._D19\r
+#define WTBR1_D20 _wtbr1.bit._D20\r
+#define WTBR1_D1 _wtbr1.bitc._D1\r
+__IO_EXTENDED WTSRSTR _wtsr;  \r
+#define WTSR _wtsr.byte\r
+#define WTSR_S0 _wtsr.bit._S0\r
+#define WTSR_S1 _wtsr.bit._S1\r
+#define WTSR_S2 _wtsr.bit._S2\r
+#define WTSR_S3 _wtsr.bit._S3\r
+#define WTSR_S4 _wtsr.bit._S4\r
+#define WTSR_S5 _wtsr.bit._S5\r
+#define WTSR_S _wtsr.bitc._S\r
+__IO_EXTENDED WTMRSTR _wtmr;  \r
+#define WTMR _wtmr.byte\r
+#define WTMR_M0 _wtmr.bit._M0\r
+#define WTMR_M1 _wtmr.bit._M1\r
+#define WTMR_M2 _wtmr.bit._M2\r
+#define WTMR_M3 _wtmr.bit._M3\r
+#define WTMR_M4 _wtmr.bit._M4\r
+#define WTMR_M5 _wtmr.bit._M5\r
+#define WTMR_M _wtmr.bitc._M\r
+__IO_EXTENDED WTHRSTR _wthr;  \r
+#define WTHR _wthr.byte\r
+#define WTHR_H0 _wthr.bit._H0\r
+#define WTHR_H1 _wthr.bit._H1\r
+#define WTHR_H2 _wthr.bit._H2\r
+#define WTHR_H3 _wthr.bit._H3\r
+#define WTHR_H4 _wthr.bit._H4\r
+#define WTHR_H _wthr.bitc._H\r
+__IO_EXTENDED WTCERSTR _wtcer;  \r
+#define WTCER _wtcer.byte\r
+#define WTCER_INT4 _wtcer.bit._INT4\r
+#define WTCER_INTE4 _wtcer.bit._INTE4\r
+__IO_EXTENDED WTCKSRSTR _wtcksr;  \r
+#define WTCKSR _wtcksr.byte\r
+#define WTCKSR_CKSEL0 _wtcksr.bit._CKSEL0\r
+#define WTCKSR_CKSEL1 _wtcksr.bit._CKSEL1\r
+#define WTCKSR_CKSEL _wtcksr.bitc._CKSEL\r
+__IO_EXTENDED WTCRSTR _wtcr;  \r
+#define WTCR _wtcr.word\r
+#define WTCR_ST _wtcr.bit._ST\r
+#define WTCR_OE _wtcr.bit._OE\r
+#define WTCR_UPDT _wtcr.bit._UPDT\r
+#define WTCR_RUN _wtcr.bit._RUN\r
+#define WTCR_INT0 _wtcr.bit._INT0\r
+#define WTCR_INTE0 _wtcr.bit._INTE0\r
+#define WTCR_INT1 _wtcr.bit._INT1\r
+#define WTCR_INTE1 _wtcr.bit._INTE1\r
+#define WTCR_INT2 _wtcr.bit._INT2\r
+#define WTCR_INTE2 _wtcr.bit._INTE2\r
+#define WTCR_INT3 _wtcr.bit._INT3\r
+#define WTCR_INTE3 _wtcr.bit._INTE3\r
+__IO_EXTENDED WTCRLSTR _wtcrl;  \r
+#define WTCRL _wtcrl.byte\r
+#define WTCRL_ST _wtcrl.bit._ST\r
+#define WTCRL_OE _wtcrl.bit._OE\r
+#define WTCRL_UPDT _wtcrl.bit._UPDT\r
+#define WTCRL_RUN _wtcrl.bit._RUN\r
+__IO_EXTENDED WTCRHSTR _wtcrh;  \r
+#define WTCRH _wtcrh.byte\r
+#define WTCRH_INT0 _wtcrh.bit._INT0\r
+#define WTCRH_INTE0 _wtcrh.bit._INTE0\r
+#define WTCRH_INT1 _wtcrh.bit._INT1\r
+#define WTCRH_INTE1 _wtcrh.bit._INTE1\r
+#define WTCRH_INT2 _wtcrh.bit._INT2\r
+#define WTCRH_INTE2 _wtcrh.bit._INTE2\r
+#define WTCRH_INT3 _wtcrh.bit._INT3\r
+#define WTCRH_INTE3 _wtcrh.bit._INTE3\r
+__IO_EXTENDED CUCRSTR _cucr;  \r
+#define CUCR _cucr.byte\r
+#define CUCR_INTEN _cucr.bit._INTEN\r
+#define CUCR_INT _cucr.bit._INT\r
+#define CUCR_CKSEL _cucr.bit._CKSEL\r
+#define CUCR_STRT _cucr.bit._STRT\r
+#define CUCR_RESV _cucr.bit._RESV\r
+__IO_EXTENDED CUTDSTR _cutd;  \r
+#define CUTD _cutd.word\r
+#define CUTD_TDD0 _cutd.bit._TDD0\r
+#define CUTD_TDD1 _cutd.bit._TDD1\r
+#define CUTD_TDD2 _cutd.bit._TDD2\r
+#define CUTD_TDD3 _cutd.bit._TDD3\r
+#define CUTD_TDD4 _cutd.bit._TDD4\r
+#define CUTD_TDD5 _cutd.bit._TDD5\r
+#define CUTD_TDD6 _cutd.bit._TDD6\r
+#define CUTD_TDD7 _cutd.bit._TDD7\r
+#define CUTD_TDD8 _cutd.bit._TDD8\r
+#define CUTD_TDD9 _cutd.bit._TDD9\r
+#define CUTD_TDD10 _cutd.bit._TDD10\r
+#define CUTD_TDD11 _cutd.bit._TDD11\r
+#define CUTD_TDD12 _cutd.bit._TDD12\r
+#define CUTD_TDD13 _cutd.bit._TDD13\r
+#define CUTD_TDD14 _cutd.bit._TDD14\r
+#define CUTD_TDD15 _cutd.bit._TDD15\r
+#define CUTD_TDD _cutd.bitc._TDD\r
+__IO_EXTENDED CUTDLSTR _cutdl;  \r
+#define CUTDL _cutdl.byte\r
+#define CUTDL_TDD0 _cutdl.bit._TDD0\r
+#define CUTDL_TDD1 _cutdl.bit._TDD1\r
+#define CUTDL_TDD2 _cutdl.bit._TDD2\r
+#define CUTDL_TDD3 _cutdl.bit._TDD3\r
+#define CUTDL_TDD4 _cutdl.bit._TDD4\r
+#define CUTDL_TDD5 _cutdl.bit._TDD5\r
+#define CUTDL_TDD6 _cutdl.bit._TDD6\r
+#define CUTDL_TDD7 _cutdl.bit._TDD7\r
+__IO_EXTENDED CUTDHSTR _cutdh;  \r
+#define CUTDH _cutdh.byte\r
+#define CUTDH_TDD8 _cutdh.bit._TDD8\r
+#define CUTDH_TDD9 _cutdh.bit._TDD9\r
+#define CUTDH_TDD10 _cutdh.bit._TDD10\r
+#define CUTDH_TDD11 _cutdh.bit._TDD11\r
+#define CUTDH_TDD12 _cutdh.bit._TDD12\r
+#define CUTDH_TDD13 _cutdh.bit._TDD13\r
+#define CUTDH_TDD14 _cutdh.bit._TDD14\r
+#define CUTDH_TDD15 _cutdh.bit._TDD15\r
+__IO_EXTENDED CUTRSTR _cutr;  \r
+#define CUTR _cutr.lword\r
+#define CUTR_TDR0 _cutr.bit._TDR0\r
+#define CUTR_TDR1 _cutr.bit._TDR1\r
+#define CUTR_TDR2 _cutr.bit._TDR2\r
+#define CUTR_TDR3 _cutr.bit._TDR3\r
+#define CUTR_TDR4 _cutr.bit._TDR4\r
+#define CUTR_TDR5 _cutr.bit._TDR5\r
+#define CUTR_TDR6 _cutr.bit._TDR6\r
+#define CUTR_TDR7 _cutr.bit._TDR7\r
+#define CUTR_TDR8 _cutr.bit._TDR8\r
+#define CUTR_TDR9 _cutr.bit._TDR9\r
+#define CUTR_TDR10 _cutr.bit._TDR10\r
+#define CUTR_TDR11 _cutr.bit._TDR11\r
+#define CUTR_TDR12 _cutr.bit._TDR12\r
+#define CUTR_TDR13 _cutr.bit._TDR13\r
+#define CUTR_TDR14 _cutr.bit._TDR14\r
+#define CUTR_TDR15 _cutr.bit._TDR15\r
+#define CUTR_TDR16 _cutr.bit._TDR16\r
+#define CUTR_TDR17 _cutr.bit._TDR17\r
+#define CUTR_TDR18 _cutr.bit._TDR18\r
+#define CUTR_TDR19 _cutr.bit._TDR19\r
+#define CUTR_TDR20 _cutr.bit._TDR20\r
+#define CUTR_TDR21 _cutr.bit._TDR21\r
+#define CUTR_TDR22 _cutr.bit._TDR22\r
+#define CUTR_TDR23 _cutr.bit._TDR23\r
+__IO_EXTENDED CUTR2STR _cutr2;  \r
+#define CUTR2 _cutr2.word\r
+#define CUTR2_TDR0 _cutr2.bit._TDR0\r
+#define CUTR2_TDR1 _cutr2.bit._TDR1\r
+#define CUTR2_TDR2 _cutr2.bit._TDR2\r
+#define CUTR2_TDR3 _cutr2.bit._TDR3\r
+#define CUTR2_TDR4 _cutr2.bit._TDR4\r
+#define CUTR2_TDR5 _cutr2.bit._TDR5\r
+#define CUTR2_TDR6 _cutr2.bit._TDR6\r
+#define CUTR2_TDR7 _cutr2.bit._TDR7\r
+#define CUTR2_TDR8 _cutr2.bit._TDR8\r
+#define CUTR2_TDR9 _cutr2.bit._TDR9\r
+#define CUTR2_TDR10 _cutr2.bit._TDR10\r
+#define CUTR2_TDR11 _cutr2.bit._TDR11\r
+#define CUTR2_TDR12 _cutr2.bit._TDR12\r
+#define CUTR2_TDR13 _cutr2.bit._TDR13\r
+#define CUTR2_TDR14 _cutr2.bit._TDR14\r
+#define CUTR2_TDR15 _cutr2.bit._TDR15\r
+__IO_EXTENDED CUTR2LSTR _cutr2l;  \r
+#define CUTR2L _cutr2l.byte\r
+#define CUTR2L_TDR0 _cutr2l.bit._TDR0\r
+#define CUTR2L_TDR1 _cutr2l.bit._TDR1\r
+#define CUTR2L_TDR2 _cutr2l.bit._TDR2\r
+#define CUTR2L_TDR3 _cutr2l.bit._TDR3\r
+#define CUTR2L_TDR4 _cutr2l.bit._TDR4\r
+#define CUTR2L_TDR5 _cutr2l.bit._TDR5\r
+#define CUTR2L_TDR6 _cutr2l.bit._TDR6\r
+#define CUTR2L_TDR7 _cutr2l.bit._TDR7\r
+__IO_EXTENDED CUTR2HSTR _cutr2h;  \r
+#define CUTR2H _cutr2h.byte\r
+#define CUTR2H_TDR8 _cutr2h.bit._TDR8\r
+#define CUTR2H_TDR9 _cutr2h.bit._TDR9\r
+#define CUTR2H_TDR10 _cutr2h.bit._TDR10\r
+#define CUTR2H_TDR11 _cutr2h.bit._TDR11\r
+#define CUTR2H_TDR12 _cutr2h.bit._TDR12\r
+#define CUTR2H_TDR13 _cutr2h.bit._TDR13\r
+#define CUTR2H_TDR14 _cutr2h.bit._TDR14\r
+#define CUTR2H_TDR15 _cutr2h.bit._TDR15\r
+__IO_EXTENDED CUTR1STR _cutr1;  \r
+#define CUTR1 _cutr1.word\r
+#define CUTR1_TDR16 _cutr1.bit._TDR16\r
+#define CUTR1_TDR17 _cutr1.bit._TDR17\r
+#define CUTR1_TDR18 _cutr1.bit._TDR18\r
+#define CUTR1_TDR19 _cutr1.bit._TDR19\r
+#define CUTR1_TDR20 _cutr1.bit._TDR20\r
+#define CUTR1_TDR21 _cutr1.bit._TDR21\r
+#define CUTR1_TDR22 _cutr1.bit._TDR22\r
+#define CUTR1_TDR23 _cutr1.bit._TDR23\r
+__IO_EXTENDED CUTR1LSTR _cutr1l;  \r
+#define CUTR1L _cutr1l.byte\r
+#define CUTR1L_TDR16 _cutr1l.bit._TDR16\r
+#define CUTR1L_TDR17 _cutr1l.bit._TDR17\r
+#define CUTR1L_TDR18 _cutr1l.bit._TDR18\r
+#define CUTR1L_TDR19 _cutr1l.bit._TDR19\r
+#define CUTR1L_TDR20 _cutr1l.bit._TDR20\r
+#define CUTR1L_TDR21 _cutr1l.bit._TDR21\r
+#define CUTR1L_TDR22 _cutr1l.bit._TDR22\r
+#define CUTR1L_TDR23 _cutr1l.bit._TDR23\r
+__IO_EXTENDED CUTR1HSTR _cutr1h;  \r
+#define CUTR1H _cutr1h.byte\r
+__IO_EXTENDED TMISRSTR _tmisr;  \r
+#define TMISR _tmisr.byte\r
+#define TMISR_TMIS0 _tmisr.bit._TMIS0\r
+#define TMISR_TMIS1 _tmisr.bit._TMIS1\r
+#define TMISR_TMIS2 _tmisr.bit._TMIS2\r
+#define TMISR_TMIS3 _tmisr.bit._TMIS3\r
+#define TMISR_TMIS4 _tmisr.bit._TMIS4\r
+#define TMISR_TMIS5 _tmisr.bit._TMIS5\r
+__IO_EXTENDED SMR7STR _smr7;  \r
+#define SMR7 _smr7.byte\r
+#define SMR7_SOE _smr7.bit._SOE\r
+#define SMR7_SCKE _smr7.bit._SCKE\r
+#define SMR7_UPCL _smr7.bit._UPCL\r
+#define SMR7_REST _smr7.bit._REST\r
+#define SMR7_EXT _smr7.bit._EXT\r
+#define SMR7_OTO _smr7.bit._OTO\r
+#define SMR7_MD0 _smr7.bit._MD0\r
+#define SMR7_MD1 _smr7.bit._MD1\r
+#define SMR7_MD _smr7.bitc._MD\r
+__IO_EXTENDED SCR7STR _scr7;  \r
+#define SCR7 _scr7.byte\r
+#define SCR7_TXE _scr7.bit._TXE\r
+#define SCR7_RXE _scr7.bit._RXE\r
+#define SCR7_CRE _scr7.bit._CRE\r
+#define SCR7_AD _scr7.bit._AD\r
+#define SCR7_CL _scr7.bit._CL\r
+#define SCR7_SBL _scr7.bit._SBL\r
+#define SCR7_P _scr7.bit._P\r
+#define SCR7_PEN _scr7.bit._PEN\r
+__IO_EXTENDED IO_BYTE _tdr7;\r
+#define TDR7 _tdr7   \r
+__IO_EXTENDED IO_BYTE _rdr7;\r
+#define RDR7 _rdr7   \r
+__IO_EXTENDED SSR7STR _ssr7;  \r
+#define SSR7 _ssr7.byte\r
+#define SSR7_TIE _ssr7.bit._TIE\r
+#define SSR7_RIE _ssr7.bit._RIE\r
+#define SSR7_BDS _ssr7.bit._BDS\r
+#define SSR7_TDRE _ssr7.bit._TDRE\r
+#define SSR7_RDRF _ssr7.bit._RDRF\r
+#define SSR7_FRE _ssr7.bit._FRE\r
+#define SSR7_ORE _ssr7.bit._ORE\r
+#define SSR7_PE _ssr7.bit._PE\r
+__IO_EXTENDED ECCR7STR _eccr7;  \r
+#define ECCR7 _eccr7.byte\r
+#define ECCR7_TBI _eccr7.bit._TBI\r
+#define ECCR7_RBI _eccr7.bit._RBI\r
+#define ECCR7_BIE _eccr7.bit._BIE\r
+#define ECCR7_SSM _eccr7.bit._SSM\r
+#define ECCR7_SCDE _eccr7.bit._SCDE\r
+#define ECCR7_MS _eccr7.bit._MS\r
+#define ECCR7_LBR _eccr7.bit._LBR\r
+#define ECCR7_INV _eccr7.bit._INV\r
+__IO_EXTENDED ESCR7STR _escr7;  \r
+#define ESCR7 _escr7.byte\r
+#define ESCR7_SCES _escr7.bit._SCES\r
+#define ESCR7_CCO _escr7.bit._CCO\r
+#define ESCR7_SIOP _escr7.bit._SIOP\r
+#define ESCR7_SOPE _escr7.bit._SOPE\r
+#define ESCR7_LBL0 _escr7.bit._LBL0\r
+#define ESCR7_LBL1 _escr7.bit._LBL1\r
+#define ESCR7_LBD _escr7.bit._LBD\r
+#define ESCR7_LBIE _escr7.bit._LBIE\r
+#define ESCR7_LBL _escr7.bitc._LBL\r
+__IO_EXTENDED BGR7STR _bgr7;  \r
+#define BGR7 _bgr7.word\r
+#define BGR7_BGR0 _bgr7.bit._BGR0\r
+#define BGR7_BGR1 _bgr7.bit._BGR1\r
+#define BGR7_BGR2 _bgr7.bit._BGR2\r
+#define BGR7_BGR3 _bgr7.bit._BGR3\r
+#define BGR7_BGR4 _bgr7.bit._BGR4\r
+#define BGR7_BGR5 _bgr7.bit._BGR5\r
+#define BGR7_BGR6 _bgr7.bit._BGR6\r
+#define BGR7_BGR7 _bgr7.bit._BGR7\r
+#define BGR7_BGR8 _bgr7.bit._BGR8\r
+#define BGR7_BGR9 _bgr7.bit._BGR9\r
+#define BGR7_BGR10 _bgr7.bit._BGR10\r
+#define BGR7_BGR11 _bgr7.bit._BGR11\r
+#define BGR7_BGR12 _bgr7.bit._BGR12\r
+#define BGR7_BGR13 _bgr7.bit._BGR13\r
+#define BGR7_BGR14 _bgr7.bit._BGR14\r
+#define BGR7_BGR15 _bgr7.bit._BGR15\r
+#define BGR7_BGR _bgr7.bitc._BGR\r
+__IO_EXTENDED BGRL7STR _bgrl7;  \r
+#define BGRL7 _bgrl7.byte\r
+#define BGRL7_BGR0 _bgrl7.bit._BGR0\r
+#define BGRL7_BGR1 _bgrl7.bit._BGR1\r
+#define BGRL7_BGR2 _bgrl7.bit._BGR2\r
+#define BGRL7_BGR3 _bgrl7.bit._BGR3\r
+#define BGRL7_BGR4 _bgrl7.bit._BGR4\r
+#define BGRL7_BGR5 _bgrl7.bit._BGR5\r
+#define BGRL7_BGR6 _bgrl7.bit._BGR6\r
+#define BGRL7_BGR7 _bgrl7.bit._BGR7\r
+__IO_EXTENDED BGRH7STR _bgrh7;  \r
+#define BGRH7 _bgrh7.byte\r
+#define BGRH7_BGR8 _bgrh7.bit._BGR8\r
+#define BGRH7_BGR9 _bgrh7.bit._BGR9\r
+#define BGRH7_BGR10 _bgrh7.bit._BGR10\r
+#define BGRH7_BGR11 _bgrh7.bit._BGR11\r
+#define BGRH7_BGR12 _bgrh7.bit._BGR12\r
+#define BGRH7_BGR13 _bgrh7.bit._BGR13\r
+#define BGRH7_BGR14 _bgrh7.bit._BGR14\r
+#define BGRH7_BGR15 _bgrh7.bit._BGR15\r
+__IO_EXTENDED ESIR7STR _esir7;  \r
+#define ESIR7 _esir7.byte\r
+#define ESIR7_AICD _esir7.bit._AICD\r
+#define ESIR7_RBI _esir7.bit._RBI\r
+#define ESIR7_RDRF _esir7.bit._RDRF\r
+#define ESIR7_TDRE _esir7.bit._TDRE\r
+__IO_EXTENDED SMR8STR _smr8;  \r
+#define SMR8 _smr8.byte\r
+#define SMR8_SOE _smr8.bit._SOE\r
+#define SMR8_SCKE _smr8.bit._SCKE\r
+#define SMR8_UPCL _smr8.bit._UPCL\r
+#define SMR8_REST _smr8.bit._REST\r
+#define SMR8_EXT _smr8.bit._EXT\r
+#define SMR8_OTO _smr8.bit._OTO\r
+#define SMR8_MD0 _smr8.bit._MD0\r
+#define SMR8_MD1 _smr8.bit._MD1\r
+#define SMR8_MD _smr8.bitc._MD\r
+__IO_EXTENDED SCR8STR _scr8;  \r
+#define SCR8 _scr8.byte\r
+#define SCR8_TXE _scr8.bit._TXE\r
+#define SCR8_RXE _scr8.bit._RXE\r
+#define SCR8_CRE _scr8.bit._CRE\r
+#define SCR8_AD _scr8.bit._AD\r
+#define SCR8_CL _scr8.bit._CL\r
+#define SCR8_SBL _scr8.bit._SBL\r
+#define SCR8_P _scr8.bit._P\r
+#define SCR8_PEN _scr8.bit._PEN\r
+__IO_EXTENDED IO_BYTE _tdr8;\r
+#define TDR8 _tdr8   \r
+__IO_EXTENDED IO_BYTE _rdr8;\r
+#define RDR8 _rdr8   \r
+__IO_EXTENDED SSR8STR _ssr8;  \r
+#define SSR8 _ssr8.byte\r
+#define SSR8_TIE _ssr8.bit._TIE\r
+#define SSR8_RIE _ssr8.bit._RIE\r
+#define SSR8_BDS _ssr8.bit._BDS\r
+#define SSR8_TDRE _ssr8.bit._TDRE\r
+#define SSR8_RDRF _ssr8.bit._RDRF\r
+#define SSR8_FRE _ssr8.bit._FRE\r
+#define SSR8_ORE _ssr8.bit._ORE\r
+#define SSR8_PE _ssr8.bit._PE\r
+__IO_EXTENDED ECCR8STR _eccr8;  \r
+#define ECCR8 _eccr8.byte\r
+#define ECCR8_TBI _eccr8.bit._TBI\r
+#define ECCR8_RBI _eccr8.bit._RBI\r
+#define ECCR8_BIE _eccr8.bit._BIE\r
+#define ECCR8_SSM _eccr8.bit._SSM\r
+#define ECCR8_SCDE _eccr8.bit._SCDE\r
+#define ECCR8_MS _eccr8.bit._MS\r
+#define ECCR8_LBR _eccr8.bit._LBR\r
+#define ECCR8_INV _eccr8.bit._INV\r
+__IO_EXTENDED ESCR8STR _escr8;  \r
+#define ESCR8 _escr8.byte\r
+#define ESCR8_SCES _escr8.bit._SCES\r
+#define ESCR8_CCO _escr8.bit._CCO\r
+#define ESCR8_SIOP _escr8.bit._SIOP\r
+#define ESCR8_SOPE _escr8.bit._SOPE\r
+#define ESCR8_LBL0 _escr8.bit._LBL0\r
+#define ESCR8_LBL1 _escr8.bit._LBL1\r
+#define ESCR8_LBD _escr8.bit._LBD\r
+#define ESCR8_LBIE _escr8.bit._LBIE\r
+#define ESCR8_LBL _escr8.bitc._LBL\r
+__IO_EXTENDED BGR8STR _bgr8;  \r
+#define BGR8 _bgr8.word\r
+#define BGR8_BGR0 _bgr8.bit._BGR0\r
+#define BGR8_BGR1 _bgr8.bit._BGR1\r
+#define BGR8_BGR2 _bgr8.bit._BGR2\r
+#define BGR8_BGR3 _bgr8.bit._BGR3\r
+#define BGR8_BGR4 _bgr8.bit._BGR4\r
+#define BGR8_BGR5 _bgr8.bit._BGR5\r
+#define BGR8_BGR6 _bgr8.bit._BGR6\r
+#define BGR8_BGR7 _bgr8.bit._BGR7\r
+#define BGR8_BGR8 _bgr8.bit._BGR8\r
+#define BGR8_BGR9 _bgr8.bit._BGR9\r
+#define BGR8_BGR10 _bgr8.bit._BGR10\r
+#define BGR8_BGR11 _bgr8.bit._BGR11\r
+#define BGR8_BGR12 _bgr8.bit._BGR12\r
+#define BGR8_BGR13 _bgr8.bit._BGR13\r
+#define BGR8_BGR14 _bgr8.bit._BGR14\r
+#define BGR8_BGR15 _bgr8.bit._BGR15\r
+#define BGR8_BGR _bgr8.bitc._BGR\r
+__IO_EXTENDED BGRL8STR _bgrl8;  \r
+#define BGRL8 _bgrl8.byte\r
+#define BGRL8_BGR0 _bgrl8.bit._BGR0\r
+#define BGRL8_BGR1 _bgrl8.bit._BGR1\r
+#define BGRL8_BGR2 _bgrl8.bit._BGR2\r
+#define BGRL8_BGR3 _bgrl8.bit._BGR3\r
+#define BGRL8_BGR4 _bgrl8.bit._BGR4\r
+#define BGRL8_BGR5 _bgrl8.bit._BGR5\r
+#define BGRL8_BGR6 _bgrl8.bit._BGR6\r
+#define BGRL8_BGR7 _bgrl8.bit._BGR7\r
+__IO_EXTENDED BGRH8STR _bgrh8;  \r
+#define BGRH8 _bgrh8.byte\r
+#define BGRH8_BGR8 _bgrh8.bit._BGR8\r
+#define BGRH8_BGR9 _bgrh8.bit._BGR9\r
+#define BGRH8_BGR10 _bgrh8.bit._BGR10\r
+#define BGRH8_BGR11 _bgrh8.bit._BGR11\r
+#define BGRH8_BGR12 _bgrh8.bit._BGR12\r
+#define BGRH8_BGR13 _bgrh8.bit._BGR13\r
+#define BGRH8_BGR14 _bgrh8.bit._BGR14\r
+#define BGRH8_BGR15 _bgrh8.bit._BGR15\r
+__IO_EXTENDED ESIR8STR _esir8;  \r
+#define ESIR8 _esir8.byte\r
+#define ESIR8_AICD _esir8.bit._AICD\r
+#define ESIR8_RBI _esir8.bit._RBI\r
+#define ESIR8_RDRF _esir8.bit._RDRF\r
+#define ESIR8_TDRE _esir8.bit._TDRE\r
+__IO_EXTENDED SMR9STR _smr9;  \r
+#define SMR9 _smr9.byte\r
+#define SMR9_SOE _smr9.bit._SOE\r
+#define SMR9_SCKE _smr9.bit._SCKE\r
+#define SMR9_UPCL _smr9.bit._UPCL\r
+#define SMR9_REST _smr9.bit._REST\r
+#define SMR9_EXT _smr9.bit._EXT\r
+#define SMR9_OTO _smr9.bit._OTO\r
+#define SMR9_MD0 _smr9.bit._MD0\r
+#define SMR9_MD1 _smr9.bit._MD1\r
+#define SMR9_MD _smr9.bitc._MD\r
+__IO_EXTENDED SCR9STR _scr9;  \r
+#define SCR9 _scr9.byte\r
+#define SCR9_TXE _scr9.bit._TXE\r
+#define SCR9_RXE _scr9.bit._RXE\r
+#define SCR9_CRE _scr9.bit._CRE\r
+#define SCR9_AD _scr9.bit._AD\r
+#define SCR9_CL _scr9.bit._CL\r
+#define SCR9_SBL _scr9.bit._SBL\r
+#define SCR9_P _scr9.bit._P\r
+#define SCR9_PEN _scr9.bit._PEN\r
+__IO_EXTENDED IO_BYTE _tdr9;\r
+#define TDR9 _tdr9   \r
+__IO_EXTENDED IO_BYTE _rdr9;\r
+#define RDR9 _rdr9   \r
+__IO_EXTENDED SSR9STR _ssr9;  \r
+#define SSR9 _ssr9.byte\r
+#define SSR9_TIE _ssr9.bit._TIE\r
+#define SSR9_RIE _ssr9.bit._RIE\r
+#define SSR9_BDS _ssr9.bit._BDS\r
+#define SSR9_TDRE _ssr9.bit._TDRE\r
+#define SSR9_RDRF _ssr9.bit._RDRF\r
+#define SSR9_FRE _ssr9.bit._FRE\r
+#define SSR9_ORE _ssr9.bit._ORE\r
+#define SSR9_PE _ssr9.bit._PE\r
+__IO_EXTENDED ECCR9STR _eccr9;  \r
+#define ECCR9 _eccr9.byte\r
+#define ECCR9_TBI _eccr9.bit._TBI\r
+#define ECCR9_RBI _eccr9.bit._RBI\r
+#define ECCR9_BIE _eccr9.bit._BIE\r
+#define ECCR9_SSM _eccr9.bit._SSM\r
+#define ECCR9_SCDE _eccr9.bit._SCDE\r
+#define ECCR9_MS _eccr9.bit._MS\r
+#define ECCR9_LBR _eccr9.bit._LBR\r
+#define ECCR9_INV _eccr9.bit._INV\r
+__IO_EXTENDED ESCR9STR _escr9;  \r
+#define ESCR9 _escr9.byte\r
+#define ESCR9_SCES _escr9.bit._SCES\r
+#define ESCR9_CCO _escr9.bit._CCO\r
+#define ESCR9_SIOP _escr9.bit._SIOP\r
+#define ESCR9_SOPE _escr9.bit._SOPE\r
+#define ESCR9_LBL0 _escr9.bit._LBL0\r
+#define ESCR9_LBL1 _escr9.bit._LBL1\r
+#define ESCR9_LBD _escr9.bit._LBD\r
+#define ESCR9_LBIE _escr9.bit._LBIE\r
+#define ESCR9_LBL _escr9.bitc._LBL\r
+__IO_EXTENDED BGR9STR _bgr9;  \r
+#define BGR9 _bgr9.word\r
+#define BGR9_BGR0 _bgr9.bit._BGR0\r
+#define BGR9_BGR1 _bgr9.bit._BGR1\r
+#define BGR9_BGR2 _bgr9.bit._BGR2\r
+#define BGR9_BGR3 _bgr9.bit._BGR3\r
+#define BGR9_BGR4 _bgr9.bit._BGR4\r
+#define BGR9_BGR5 _bgr9.bit._BGR5\r
+#define BGR9_BGR6 _bgr9.bit._BGR6\r
+#define BGR9_BGR7 _bgr9.bit._BGR7\r
+#define BGR9_BGR8 _bgr9.bit._BGR8\r
+#define BGR9_BGR9 _bgr9.bit._BGR9\r
+#define BGR9_BGR10 _bgr9.bit._BGR10\r
+#define BGR9_BGR11 _bgr9.bit._BGR11\r
+#define BGR9_BGR12 _bgr9.bit._BGR12\r
+#define BGR9_BGR13 _bgr9.bit._BGR13\r
+#define BGR9_BGR14 _bgr9.bit._BGR14\r
+#define BGR9_BGR15 _bgr9.bit._BGR15\r
+#define BGR9_BGR _bgr9.bitc._BGR\r
+__IO_EXTENDED BGRL9STR _bgrl9;  \r
+#define BGRL9 _bgrl9.byte\r
+#define BGRL9_BGR0 _bgrl9.bit._BGR0\r
+#define BGRL9_BGR1 _bgrl9.bit._BGR1\r
+#define BGRL9_BGR2 _bgrl9.bit._BGR2\r
+#define BGRL9_BGR3 _bgrl9.bit._BGR3\r
+#define BGRL9_BGR4 _bgrl9.bit._BGR4\r
+#define BGRL9_BGR5 _bgrl9.bit._BGR5\r
+#define BGRL9_BGR6 _bgrl9.bit._BGR6\r
+#define BGRL9_BGR7 _bgrl9.bit._BGR7\r
+__IO_EXTENDED BGRH9STR _bgrh9;  \r
+#define BGRH9 _bgrh9.byte\r
+#define BGRH9_BGR8 _bgrh9.bit._BGR8\r
+#define BGRH9_BGR9 _bgrh9.bit._BGR9\r
+#define BGRH9_BGR10 _bgrh9.bit._BGR10\r
+#define BGRH9_BGR11 _bgrh9.bit._BGR11\r
+#define BGRH9_BGR12 _bgrh9.bit._BGR12\r
+#define BGRH9_BGR13 _bgrh9.bit._BGR13\r
+#define BGRH9_BGR14 _bgrh9.bit._BGR14\r
+#define BGRH9_BGR15 _bgrh9.bit._BGR15\r
+__IO_EXTENDED ESIR9STR _esir9;  \r
+#define ESIR9 _esir9.byte\r
+#define ESIR9_AICD _esir9.bit._AICD\r
+#define ESIR9_RBI _esir9.bit._RBI\r
+#define ESIR9_RDRF _esir9.bit._RDRF\r
+#define ESIR9_TDRE _esir9.bit._TDRE\r
+__IO_EXTENDED ACSR0STR _acsr0;  \r
+#define ACSR0 _acsr0.byte\r
+#define ACSR0_PD _acsr0.bit._PD\r
+#define ACSR0_IEN _acsr0.bit._IEN\r
+#define ACSR0_IRQ _acsr0.bit._IRQ\r
+#define ACSR0_OUT1 _acsr0.bit._OUT1\r
+#define ACSR0_OUT2 _acsr0.bit._OUT2\r
+#define ACSR0_UVEN _acsr0.bit._UVEN\r
+#define ACSR0_OVEN _acsr0.bit._OVEN\r
+#define ACSR0_CMD _acsr0.bit._CMD\r
+__IO_EXTENDED AECSR0STR _aecsr0;  \r
+#define AECSR0 _aecsr0.byte\r
+#define AECSR0_INTREF _aecsr0.bit._INTREF\r
+#define AECSR0_ACE _aecsr0.bit._ACE\r
+__IO_EXTENDED ACSR1STR _acsr1;  \r
+#define ACSR1 _acsr1.byte\r
+#define ACSR1_PD _acsr1.bit._PD\r
+#define ACSR1_IEN _acsr1.bit._IEN\r
+#define ACSR1_IRQ _acsr1.bit._IRQ\r
+#define ACSR1_OUT1 _acsr1.bit._OUT1\r
+#define ACSR1_OUT2 _acsr1.bit._OUT2\r
+#define ACSR1_UVEN _acsr1.bit._UVEN\r
+#define ACSR1_OVEN _acsr1.bit._OVEN\r
+#define ACSR1_CMD _acsr1.bit._CMD\r
+__IO_EXTENDED AECSR1STR _aecsr1;  \r
+#define AECSR1 _aecsr1.byte\r
+#define AECSR1_INTREF _aecsr1.bit._INTREF\r
+#define AECSR1_ACE _aecsr1.bit._ACE\r
+__IO_EXTENDED PTMR6STR _ptmr6;  \r
+#define PTMR6 _ptmr6.word\r
+#define PTMR6_D0 _ptmr6.bit._D0\r
+#define PTMR6_D1 _ptmr6.bit._D1\r
+#define PTMR6_D2 _ptmr6.bit._D2\r
+#define PTMR6_D3 _ptmr6.bit._D3\r
+#define PTMR6_D4 _ptmr6.bit._D4\r
+#define PTMR6_D5 _ptmr6.bit._D5\r
+#define PTMR6_D6 _ptmr6.bit._D6\r
+#define PTMR6_D7 _ptmr6.bit._D7\r
+#define PTMR6_D8 _ptmr6.bit._D8\r
+#define PTMR6_D9 _ptmr6.bit._D9\r
+#define PTMR6_D10 _ptmr6.bit._D10\r
+#define PTMR6_D11 _ptmr6.bit._D11\r
+#define PTMR6_D12 _ptmr6.bit._D12\r
+#define PTMR6_D13 _ptmr6.bit._D13\r
+#define PTMR6_D14 _ptmr6.bit._D14\r
+#define PTMR6_D15 _ptmr6.bit._D15\r
+#define PTMR6_D _ptmr6.bitc._D\r
+__IO_EXTENDED PCSR6STR _pcsr6;  \r
+#define PCSR6 _pcsr6.word\r
+#define PCSR6_D0 _pcsr6.bit._D0\r
+#define PCSR6_D1 _pcsr6.bit._D1\r
+#define PCSR6_D2 _pcsr6.bit._D2\r
+#define PCSR6_D3 _pcsr6.bit._D3\r
+#define PCSR6_D4 _pcsr6.bit._D4\r
+#define PCSR6_D5 _pcsr6.bit._D5\r
+#define PCSR6_D6 _pcsr6.bit._D6\r
+#define PCSR6_D7 _pcsr6.bit._D7\r
+#define PCSR6_D8 _pcsr6.bit._D8\r
+#define PCSR6_D9 _pcsr6.bit._D9\r
+#define PCSR6_D10 _pcsr6.bit._D10\r
+#define PCSR6_D11 _pcsr6.bit._D11\r
+#define PCSR6_D12 _pcsr6.bit._D12\r
+#define PCSR6_D13 _pcsr6.bit._D13\r
+#define PCSR6_D14 _pcsr6.bit._D14\r
+#define PCSR6_D15 _pcsr6.bit._D15\r
+#define PCSR6_D _pcsr6.bitc._D\r
+__IO_EXTENDED PDUT6STR _pdut6;  \r
+#define PDUT6 _pdut6.word\r
+#define PDUT6_D0 _pdut6.bit._D0\r
+#define PDUT6_D1 _pdut6.bit._D1\r
+#define PDUT6_D2 _pdut6.bit._D2\r
+#define PDUT6_D3 _pdut6.bit._D3\r
+#define PDUT6_D4 _pdut6.bit._D4\r
+#define PDUT6_D5 _pdut6.bit._D5\r
+#define PDUT6_D6 _pdut6.bit._D6\r
+#define PDUT6_D7 _pdut6.bit._D7\r
+#define PDUT6_D8 _pdut6.bit._D8\r
+#define PDUT6_D9 _pdut6.bit._D9\r
+#define PDUT6_D10 _pdut6.bit._D10\r
+#define PDUT6_D11 _pdut6.bit._D11\r
+#define PDUT6_D12 _pdut6.bit._D12\r
+#define PDUT6_D13 _pdut6.bit._D13\r
+#define PDUT6_D14 _pdut6.bit._D14\r
+#define PDUT6_D15 _pdut6.bit._D15\r
+#define PDUT6_D _pdut6.bitc._D\r
+__IO_EXTENDED PCN6STR _pcn6;  \r
+#define PCN6 _pcn6.word\r
+#define PCN6_OSEL _pcn6.bit._OSEL\r
+#define PCN6_OE _pcn6.bit._OE\r
+#define PCN6_IRS0 _pcn6.bit._IRS0\r
+#define PCN6_IRS1 _pcn6.bit._IRS1\r
+#define PCN6_IRQF _pcn6.bit._IRQF\r
+#define PCN6_IREN _pcn6.bit._IREN\r
+#define PCN6_EGS0 _pcn6.bit._EGS0\r
+#define PCN6_EGS1 _pcn6.bit._EGS1\r
+#define PCN6_PGMS _pcn6.bit._PGMS\r
+#define PCN6_CKS0 _pcn6.bit._CKS0\r
+#define PCN6_CKS1 _pcn6.bit._CKS1\r
+#define PCN6_RTRG _pcn6.bit._RTRG\r
+#define PCN6_MDSE _pcn6.bit._MDSE\r
+#define PCN6_STGR _pcn6.bit._STGR\r
+#define PCN6_CNTE _pcn6.bit._CNTE\r
+#define PCN6_IRS _pcn6.bitc._IRS\r
+#define PCN6_EGS _pcn6.bitc._EGS\r
+#define PCN6_CKS _pcn6.bitc._CKS\r
+__IO_EXTENDED PCNL6STR _pcnl6;  \r
+#define PCNL6 _pcnl6.byte\r
+#define PCNL6_OSEL _pcnl6.bit._OSEL\r
+#define PCNL6_OE _pcnl6.bit._OE\r
+#define PCNL6_IRS0 _pcnl6.bit._IRS0\r
+#define PCNL6_IRS1 _pcnl6.bit._IRS1\r
+#define PCNL6_IRQF _pcnl6.bit._IRQF\r
+#define PCNL6_IREN _pcnl6.bit._IREN\r
+#define PCNL6_EGS0 _pcnl6.bit._EGS0\r
+#define PCNL6_EGS1 _pcnl6.bit._EGS1\r
+#define PCNL6_IRS _pcnl6.bitc._IRS\r
+#define PCNL6_EGS _pcnl6.bitc._EGS\r
+__IO_EXTENDED PCNH6STR _pcnh6;  \r
+#define PCNH6 _pcnh6.byte\r
+#define PCNH6_PGMS _pcnh6.bit._PGMS\r
+#define PCNH6_CKS0 _pcnh6.bit._CKS0\r
+#define PCNH6_CKS1 _pcnh6.bit._CKS1\r
+#define PCNH6_RTRG _pcnh6.bit._RTRG\r
+#define PCNH6_MDSE _pcnh6.bit._MDSE\r
+#define PCNH6_STGR _pcnh6.bit._STGR\r
+#define PCNH6_CNTE _pcnh6.bit._CNTE\r
+#define PCNH6_CKS _pcnh6.bitc._CKS\r
+__IO_EXTENDED PTMR7STR _ptmr7;  \r
+#define PTMR7 _ptmr7.word\r
+#define PTMR7_D0 _ptmr7.bit._D0\r
+#define PTMR7_D1 _ptmr7.bit._D1\r
+#define PTMR7_D2 _ptmr7.bit._D2\r
+#define PTMR7_D3 _ptmr7.bit._D3\r
+#define PTMR7_D4 _ptmr7.bit._D4\r
+#define PTMR7_D5 _ptmr7.bit._D5\r
+#define PTMR7_D6 _ptmr7.bit._D6\r
+#define PTMR7_D7 _ptmr7.bit._D7\r
+#define PTMR7_D8 _ptmr7.bit._D8\r
+#define PTMR7_D9 _ptmr7.bit._D9\r
+#define PTMR7_D10 _ptmr7.bit._D10\r
+#define PTMR7_D11 _ptmr7.bit._D11\r
+#define PTMR7_D12 _ptmr7.bit._D12\r
+#define PTMR7_D13 _ptmr7.bit._D13\r
+#define PTMR7_D14 _ptmr7.bit._D14\r
+#define PTMR7_D15 _ptmr7.bit._D15\r
+#define PTMR7_D _ptmr7.bitc._D\r
+__IO_EXTENDED PCSR7STR _pcsr7;  \r
+#define PCSR7 _pcsr7.word\r
+#define PCSR7_D0 _pcsr7.bit._D0\r
+#define PCSR7_D1 _pcsr7.bit._D1\r
+#define PCSR7_D2 _pcsr7.bit._D2\r
+#define PCSR7_D3 _pcsr7.bit._D3\r
+#define PCSR7_D4 _pcsr7.bit._D4\r
+#define PCSR7_D5 _pcsr7.bit._D5\r
+#define PCSR7_D6 _pcsr7.bit._D6\r
+#define PCSR7_D7 _pcsr7.bit._D7\r
+#define PCSR7_D8 _pcsr7.bit._D8\r
+#define PCSR7_D9 _pcsr7.bit._D9\r
+#define PCSR7_D10 _pcsr7.bit._D10\r
+#define PCSR7_D11 _pcsr7.bit._D11\r
+#define PCSR7_D12 _pcsr7.bit._D12\r
+#define PCSR7_D13 _pcsr7.bit._D13\r
+#define PCSR7_D14 _pcsr7.bit._D14\r
+#define PCSR7_D15 _pcsr7.bit._D15\r
+#define PCSR7_D _pcsr7.bitc._D\r
+__IO_EXTENDED PDUT7STR _pdut7;  \r
+#define PDUT7 _pdut7.word\r
+#define PDUT7_D0 _pdut7.bit._D0\r
+#define PDUT7_D1 _pdut7.bit._D1\r
+#define PDUT7_D2 _pdut7.bit._D2\r
+#define PDUT7_D3 _pdut7.bit._D3\r
+#define PDUT7_D4 _pdut7.bit._D4\r
+#define PDUT7_D5 _pdut7.bit._D5\r
+#define PDUT7_D6 _pdut7.bit._D6\r
+#define PDUT7_D7 _pdut7.bit._D7\r
+#define PDUT7_D8 _pdut7.bit._D8\r
+#define PDUT7_D9 _pdut7.bit._D9\r
+#define PDUT7_D10 _pdut7.bit._D10\r
+#define PDUT7_D11 _pdut7.bit._D11\r
+#define PDUT7_D12 _pdut7.bit._D12\r
+#define PDUT7_D13 _pdut7.bit._D13\r
+#define PDUT7_D14 _pdut7.bit._D14\r
+#define PDUT7_D15 _pdut7.bit._D15\r
+#define PDUT7_D _pdut7.bitc._D\r
+__IO_EXTENDED PCN7STR _pcn7;  \r
+#define PCN7 _pcn7.word\r
+#define PCN7_OSEL _pcn7.bit._OSEL\r
+#define PCN7_OE _pcn7.bit._OE\r
+#define PCN7_IRS0 _pcn7.bit._IRS0\r
+#define PCN7_IRS1 _pcn7.bit._IRS1\r
+#define PCN7_IRQF _pcn7.bit._IRQF\r
+#define PCN7_IREN _pcn7.bit._IREN\r
+#define PCN7_EGS0 _pcn7.bit._EGS0\r
+#define PCN7_EGS1 _pcn7.bit._EGS1\r
+#define PCN7_PGMS _pcn7.bit._PGMS\r
+#define PCN7_CKS0 _pcn7.bit._CKS0\r
+#define PCN7_CKS1 _pcn7.bit._CKS1\r
+#define PCN7_RTRG _pcn7.bit._RTRG\r
+#define PCN7_MDSE _pcn7.bit._MDSE\r
+#define PCN7_STGR _pcn7.bit._STGR\r
+#define PCN7_CNTE _pcn7.bit._CNTE\r
+#define PCN7_IRS _pcn7.bitc._IRS\r
+#define PCN7_EGS _pcn7.bitc._EGS\r
+#define PCN7_CKS _pcn7.bitc._CKS\r
+__IO_EXTENDED PCNL7STR _pcnl7;  \r
+#define PCNL7 _pcnl7.byte\r
+#define PCNL7_OSEL _pcnl7.bit._OSEL\r
+#define PCNL7_OE _pcnl7.bit._OE\r
+#define PCNL7_IRS0 _pcnl7.bit._IRS0\r
+#define PCNL7_IRS1 _pcnl7.bit._IRS1\r
+#define PCNL7_IRQF _pcnl7.bit._IRQF\r
+#define PCNL7_IREN _pcnl7.bit._IREN\r
+#define PCNL7_EGS0 _pcnl7.bit._EGS0\r
+#define PCNL7_EGS1 _pcnl7.bit._EGS1\r
+#define PCNL7_IRS _pcnl7.bitc._IRS\r
+#define PCNL7_EGS _pcnl7.bitc._EGS\r
+__IO_EXTENDED PCNH7STR _pcnh7;  \r
+#define PCNH7 _pcnh7.byte\r
+#define PCNH7_PGMS _pcnh7.bit._PGMS\r
+#define PCNH7_CKS0 _pcnh7.bit._CKS0\r
+#define PCNH7_CKS1 _pcnh7.bit._CKS1\r
+#define PCNH7_RTRG _pcnh7.bit._RTRG\r
+#define PCNH7_MDSE _pcnh7.bit._MDSE\r
+#define PCNH7_STGR _pcnh7.bit._STGR\r
+#define PCNH7_CNTE _pcnh7.bit._CNTE\r
+#define PCNH7_CKS _pcnh7.bitc._CKS\r
+__IO_EXTENDED GCN12STR _gcn12;  \r
+#define GCN12 _gcn12.word\r
+#define GCN12_TSEL00 _gcn12.bit._TSEL00\r
+#define GCN12_TSEL01 _gcn12.bit._TSEL01\r
+#define GCN12_TSEL02 _gcn12.bit._TSEL02\r
+#define GCN12_TSEL03 _gcn12.bit._TSEL03\r
+#define GCN12_TSEL10 _gcn12.bit._TSEL10\r
+#define GCN12_TSEL11 _gcn12.bit._TSEL11\r
+#define GCN12_TSEL12 _gcn12.bit._TSEL12\r
+#define GCN12_TSEL13 _gcn12.bit._TSEL13\r
+#define GCN12_TSEL20 _gcn12.bit._TSEL20\r
+#define GCN12_TSEL21 _gcn12.bit._TSEL21\r
+#define GCN12_TSEL22 _gcn12.bit._TSEL22\r
+#define GCN12_TSEL23 _gcn12.bit._TSEL23\r
+#define GCN12_TSEL30 _gcn12.bit._TSEL30\r
+#define GCN12_TSEL31 _gcn12.bit._TSEL31\r
+#define GCN12_TSEL32 _gcn12.bit._TSEL32\r
+#define GCN12_TSEL33 _gcn12.bit._TSEL33\r
+#define GCN12_TSEL0 _gcn12.bitc._TSEL0\r
+#define GCN12_TSEL1 _gcn12.bitc._TSEL1\r
+#define GCN12_TSEL2 _gcn12.bitc._TSEL2\r
+#define GCN12_TSEL3 _gcn12.bitc._TSEL3\r
+__IO_EXTENDED GCN1L2STR _gcn1l2;  \r
+#define GCN1L2 _gcn1l2.byte\r
+#define GCN1L2_TSEL00 _gcn1l2.bit._TSEL00\r
+#define GCN1L2_TSEL01 _gcn1l2.bit._TSEL01\r
+#define GCN1L2_TSEL02 _gcn1l2.bit._TSEL02\r
+#define GCN1L2_TSEL03 _gcn1l2.bit._TSEL03\r
+#define GCN1L2_TSEL10 _gcn1l2.bit._TSEL10\r
+#define GCN1L2_TSEL11 _gcn1l2.bit._TSEL11\r
+#define GCN1L2_TSEL12 _gcn1l2.bit._TSEL12\r
+#define GCN1L2_TSEL13 _gcn1l2.bit._TSEL13\r
+#define GCN1L2_TSEL0 _gcn1l2.bitc._TSEL0\r
+#define GCN1L2_TSEL1 _gcn1l2.bitc._TSEL1\r
+__IO_EXTENDED GCN1H2STR _gcn1h2;  \r
+#define GCN1H2 _gcn1h2.byte\r
+#define GCN1H2_TSEL20 _gcn1h2.bit._TSEL20\r
+#define GCN1H2_TSEL21 _gcn1h2.bit._TSEL21\r
+#define GCN1H2_TSEL22 _gcn1h2.bit._TSEL22\r
+#define GCN1H2_TSEL23 _gcn1h2.bit._TSEL23\r
+#define GCN1H2_TSEL30 _gcn1h2.bit._TSEL30\r
+#define GCN1H2_TSEL31 _gcn1h2.bit._TSEL31\r
+#define GCN1H2_TSEL32 _gcn1h2.bit._TSEL32\r
+#define GCN1H2_TSEL33 _gcn1h2.bit._TSEL33\r
+#define GCN1H2_TSEL2 _gcn1h2.bitc._TSEL2\r
+#define GCN1H2_TSEL3 _gcn1h2.bitc._TSEL3\r
+__IO_EXTENDED GCN22STR _gcn22;  \r
+#define GCN22 _gcn22.word\r
+#define GCN22_EN0 _gcn22.bit._EN0\r
+#define GCN22_EN1 _gcn22.bit._EN1\r
+#define GCN22_EN2 _gcn22.bit._EN2\r
+#define GCN22_EN3 _gcn22.bit._EN3\r
+#define GCN22_CKSEL0 _gcn22.bit._CKSEL0\r
+#define GCN22_CKSEL1 _gcn22.bit._CKSEL1\r
+#define GCN22_CKSEL2 _gcn22.bit._CKSEL2\r
+#define GCN22_CKSEL3 _gcn22.bit._CKSEL3\r
+#define GCN22_EN _gcn22.bitc._EN\r
+#define GCN22_CKSEL _gcn22.bitc._CKSEL\r
+__IO_EXTENDED GCN2L2STR _gcn2l2;  \r
+#define GCN2L2 _gcn2l2.byte\r
+#define GCN2L2_EN0 _gcn2l2.bit._EN0\r
+#define GCN2L2_EN1 _gcn2l2.bit._EN1\r
+#define GCN2L2_EN2 _gcn2l2.bit._EN2\r
+#define GCN2L2_EN3 _gcn2l2.bit._EN3\r
+#define GCN2L2_EN _gcn2l2.bitc._EN\r
+__IO_EXTENDED GCN2H2STR _gcn2h2;  \r
+#define GCN2H2 _gcn2h2.byte\r
+#define GCN2H2_CKSEL0 _gcn2h2.bit._CKSEL0\r
+#define GCN2H2_CKSEL1 _gcn2h2.bit._CKSEL1\r
+#define GCN2H2_CKSEL2 _gcn2h2.bit._CKSEL2\r
+#define GCN2H2_CKSEL3 _gcn2h2.bit._CKSEL3\r
+#define GCN2H2_CKSEL _gcn2h2.bitc._CKSEL\r
+__IO_EXTENDED PTMR8STR _ptmr8;  \r
+#define PTMR8 _ptmr8.word\r
+#define PTMR8_D0 _ptmr8.bit._D0\r
+#define PTMR8_D1 _ptmr8.bit._D1\r
+#define PTMR8_D2 _ptmr8.bit._D2\r
+#define PTMR8_D3 _ptmr8.bit._D3\r
+#define PTMR8_D4 _ptmr8.bit._D4\r
+#define PTMR8_D5 _ptmr8.bit._D5\r
+#define PTMR8_D6 _ptmr8.bit._D6\r
+#define PTMR8_D7 _ptmr8.bit._D7\r
+#define PTMR8_D8 _ptmr8.bit._D8\r
+#define PTMR8_D9 _ptmr8.bit._D9\r
+#define PTMR8_D10 _ptmr8.bit._D10\r
+#define PTMR8_D11 _ptmr8.bit._D11\r
+#define PTMR8_D12 _ptmr8.bit._D12\r
+#define PTMR8_D13 _ptmr8.bit._D13\r
+#define PTMR8_D14 _ptmr8.bit._D14\r
+#define PTMR8_D15 _ptmr8.bit._D15\r
+#define PTMR8_D _ptmr8.bitc._D\r
+__IO_EXTENDED PCSR8STR _pcsr8;  \r
+#define PCSR8 _pcsr8.word\r
+#define PCSR8_D0 _pcsr8.bit._D0\r
+#define PCSR8_D1 _pcsr8.bit._D1\r
+#define PCSR8_D2 _pcsr8.bit._D2\r
+#define PCSR8_D3 _pcsr8.bit._D3\r
+#define PCSR8_D4 _pcsr8.bit._D4\r
+#define PCSR8_D5 _pcsr8.bit._D5\r
+#define PCSR8_D6 _pcsr8.bit._D6\r
+#define PCSR8_D7 _pcsr8.bit._D7\r
+#define PCSR8_D8 _pcsr8.bit._D8\r
+#define PCSR8_D9 _pcsr8.bit._D9\r
+#define PCSR8_D10 _pcsr8.bit._D10\r
+#define PCSR8_D11 _pcsr8.bit._D11\r
+#define PCSR8_D12 _pcsr8.bit._D12\r
+#define PCSR8_D13 _pcsr8.bit._D13\r
+#define PCSR8_D14 _pcsr8.bit._D14\r
+#define PCSR8_D15 _pcsr8.bit._D15\r
+#define PCSR8_D _pcsr8.bitc._D\r
+__IO_EXTENDED PDUT8STR _pdut8;  \r
+#define PDUT8 _pdut8.word\r
+#define PDUT8_D0 _pdut8.bit._D0\r
+#define PDUT8_D1 _pdut8.bit._D1\r
+#define PDUT8_D2 _pdut8.bit._D2\r
+#define PDUT8_D3 _pdut8.bit._D3\r
+#define PDUT8_D4 _pdut8.bit._D4\r
+#define PDUT8_D5 _pdut8.bit._D5\r
+#define PDUT8_D6 _pdut8.bit._D6\r
+#define PDUT8_D7 _pdut8.bit._D7\r
+#define PDUT8_D8 _pdut8.bit._D8\r
+#define PDUT8_D9 _pdut8.bit._D9\r
+#define PDUT8_D10 _pdut8.bit._D10\r
+#define PDUT8_D11 _pdut8.bit._D11\r
+#define PDUT8_D12 _pdut8.bit._D12\r
+#define PDUT8_D13 _pdut8.bit._D13\r
+#define PDUT8_D14 _pdut8.bit._D14\r
+#define PDUT8_D15 _pdut8.bit._D15\r
+#define PDUT8_D _pdut8.bitc._D\r
+__IO_EXTENDED PCN8STR _pcn8;  \r
+#define PCN8 _pcn8.word\r
+#define PCN8_OSEL _pcn8.bit._OSEL\r
+#define PCN8_OE _pcn8.bit._OE\r
+#define PCN8_IRS0 _pcn8.bit._IRS0\r
+#define PCN8_IRS1 _pcn8.bit._IRS1\r
+#define PCN8_IRQF _pcn8.bit._IRQF\r
+#define PCN8_IREN _pcn8.bit._IREN\r
+#define PCN8_EGS0 _pcn8.bit._EGS0\r
+#define PCN8_EGS1 _pcn8.bit._EGS1\r
+#define PCN8_PGMS _pcn8.bit._PGMS\r
+#define PCN8_CKS0 _pcn8.bit._CKS0\r
+#define PCN8_CKS1 _pcn8.bit._CKS1\r
+#define PCN8_RTRG _pcn8.bit._RTRG\r
+#define PCN8_MDSE _pcn8.bit._MDSE\r
+#define PCN8_STGR _pcn8.bit._STGR\r
+#define PCN8_CNTE _pcn8.bit._CNTE\r
+#define PCN8_IRS _pcn8.bitc._IRS\r
+#define PCN8_EGS _pcn8.bitc._EGS\r
+#define PCN8_CKS _pcn8.bitc._CKS\r
+__IO_EXTENDED PCNL8STR _pcnl8;  \r
+#define PCNL8 _pcnl8.byte\r
+#define PCNL8_OSEL _pcnl8.bit._OSEL\r
+#define PCNL8_OE _pcnl8.bit._OE\r
+#define PCNL8_IRS0 _pcnl8.bit._IRS0\r
+#define PCNL8_IRS1 _pcnl8.bit._IRS1\r
+#define PCNL8_IRQF _pcnl8.bit._IRQF\r
+#define PCNL8_IREN _pcnl8.bit._IREN\r
+#define PCNL8_EGS0 _pcnl8.bit._EGS0\r
+#define PCNL8_EGS1 _pcnl8.bit._EGS1\r
+#define PCNL8_IRS _pcnl8.bitc._IRS\r
+#define PCNL8_EGS _pcnl8.bitc._EGS\r
+__IO_EXTENDED PCNH8STR _pcnh8;  \r
+#define PCNH8 _pcnh8.byte\r
+#define PCNH8_PGMS _pcnh8.bit._PGMS\r
+#define PCNH8_CKS0 _pcnh8.bit._CKS0\r
+#define PCNH8_CKS1 _pcnh8.bit._CKS1\r
+#define PCNH8_RTRG _pcnh8.bit._RTRG\r
+#define PCNH8_MDSE _pcnh8.bit._MDSE\r
+#define PCNH8_STGR _pcnh8.bit._STGR\r
+#define PCNH8_CNTE _pcnh8.bit._CNTE\r
+#define PCNH8_CKS _pcnh8.bitc._CKS\r
+__IO_EXTENDED PTMR9STR _ptmr9;  \r
+#define PTMR9 _ptmr9.word\r
+#define PTMR9_D0 _ptmr9.bit._D0\r
+#define PTMR9_D1 _ptmr9.bit._D1\r
+#define PTMR9_D2 _ptmr9.bit._D2\r
+#define PTMR9_D3 _ptmr9.bit._D3\r
+#define PTMR9_D4 _ptmr9.bit._D4\r
+#define PTMR9_D5 _ptmr9.bit._D5\r
+#define PTMR9_D6 _ptmr9.bit._D6\r
+#define PTMR9_D7 _ptmr9.bit._D7\r
+#define PTMR9_D8 _ptmr9.bit._D8\r
+#define PTMR9_D9 _ptmr9.bit._D9\r
+#define PTMR9_D10 _ptmr9.bit._D10\r
+#define PTMR9_D11 _ptmr9.bit._D11\r
+#define PTMR9_D12 _ptmr9.bit._D12\r
+#define PTMR9_D13 _ptmr9.bit._D13\r
+#define PTMR9_D14 _ptmr9.bit._D14\r
+#define PTMR9_D15 _ptmr9.bit._D15\r
+#define PTMR9_D _ptmr9.bitc._D\r
+__IO_EXTENDED PCSR9STR _pcsr9;  \r
+#define PCSR9 _pcsr9.word\r
+#define PCSR9_D0 _pcsr9.bit._D0\r
+#define PCSR9_D1 _pcsr9.bit._D1\r
+#define PCSR9_D2 _pcsr9.bit._D2\r
+#define PCSR9_D3 _pcsr9.bit._D3\r
+#define PCSR9_D4 _pcsr9.bit._D4\r
+#define PCSR9_D5 _pcsr9.bit._D5\r
+#define PCSR9_D6 _pcsr9.bit._D6\r
+#define PCSR9_D7 _pcsr9.bit._D7\r
+#define PCSR9_D8 _pcsr9.bit._D8\r
+#define PCSR9_D9 _pcsr9.bit._D9\r
+#define PCSR9_D10 _pcsr9.bit._D10\r
+#define PCSR9_D11 _pcsr9.bit._D11\r
+#define PCSR9_D12 _pcsr9.bit._D12\r
+#define PCSR9_D13 _pcsr9.bit._D13\r
+#define PCSR9_D14 _pcsr9.bit._D14\r
+#define PCSR9_D15 _pcsr9.bit._D15\r
+#define PCSR9_D _pcsr9.bitc._D\r
+__IO_EXTENDED PDUT9STR _pdut9;  \r
+#define PDUT9 _pdut9.word\r
+#define PDUT9_D0 _pdut9.bit._D0\r
+#define PDUT9_D1 _pdut9.bit._D1\r
+#define PDUT9_D2 _pdut9.bit._D2\r
+#define PDUT9_D3 _pdut9.bit._D3\r
+#define PDUT9_D4 _pdut9.bit._D4\r
+#define PDUT9_D5 _pdut9.bit._D5\r
+#define PDUT9_D6 _pdut9.bit._D6\r
+#define PDUT9_D7 _pdut9.bit._D7\r
+#define PDUT9_D8 _pdut9.bit._D8\r
+#define PDUT9_D9 _pdut9.bit._D9\r
+#define PDUT9_D10 _pdut9.bit._D10\r
+#define PDUT9_D11 _pdut9.bit._D11\r
+#define PDUT9_D12 _pdut9.bit._D12\r
+#define PDUT9_D13 _pdut9.bit._D13\r
+#define PDUT9_D14 _pdut9.bit._D14\r
+#define PDUT9_D15 _pdut9.bit._D15\r
+#define PDUT9_D _pdut9.bitc._D\r
+__IO_EXTENDED PCN9STR _pcn9;  \r
+#define PCN9 _pcn9.word\r
+#define PCN9_OSEL _pcn9.bit._OSEL\r
+#define PCN9_OE _pcn9.bit._OE\r
+#define PCN9_IRS0 _pcn9.bit._IRS0\r
+#define PCN9_IRS1 _pcn9.bit._IRS1\r
+#define PCN9_IRQF _pcn9.bit._IRQF\r
+#define PCN9_IREN _pcn9.bit._IREN\r
+#define PCN9_EGS0 _pcn9.bit._EGS0\r
+#define PCN9_EGS1 _pcn9.bit._EGS1\r
+#define PCN9_PGMS _pcn9.bit._PGMS\r
+#define PCN9_CKS0 _pcn9.bit._CKS0\r
+#define PCN9_CKS1 _pcn9.bit._CKS1\r
+#define PCN9_RTRG _pcn9.bit._RTRG\r
+#define PCN9_MDSE _pcn9.bit._MDSE\r
+#define PCN9_STGR _pcn9.bit._STGR\r
+#define PCN9_CNTE _pcn9.bit._CNTE\r
+#define PCN9_IRS _pcn9.bitc._IRS\r
+#define PCN9_EGS _pcn9.bitc._EGS\r
+#define PCN9_CKS _pcn9.bitc._CKS\r
+__IO_EXTENDED PCNL9STR _pcnl9;  \r
+#define PCNL9 _pcnl9.byte\r
+#define PCNL9_OSEL _pcnl9.bit._OSEL\r
+#define PCNL9_OE _pcnl9.bit._OE\r
+#define PCNL9_IRS0 _pcnl9.bit._IRS0\r
+#define PCNL9_IRS1 _pcnl9.bit._IRS1\r
+#define PCNL9_IRQF _pcnl9.bit._IRQF\r
+#define PCNL9_IREN _pcnl9.bit._IREN\r
+#define PCNL9_EGS0 _pcnl9.bit._EGS0\r
+#define PCNL9_EGS1 _pcnl9.bit._EGS1\r
+#define PCNL9_IRS _pcnl9.bitc._IRS\r
+#define PCNL9_EGS _pcnl9.bitc._EGS\r
+__IO_EXTENDED PCNH9STR _pcnh9;  \r
+#define PCNH9 _pcnh9.byte\r
+#define PCNH9_PGMS _pcnh9.bit._PGMS\r
+#define PCNH9_CKS0 _pcnh9.bit._CKS0\r
+#define PCNH9_CKS1 _pcnh9.bit._CKS1\r
+#define PCNH9_RTRG _pcnh9.bit._RTRG\r
+#define PCNH9_MDSE _pcnh9.bit._MDSE\r
+#define PCNH9_STGR _pcnh9.bit._STGR\r
+#define PCNH9_CNTE _pcnh9.bit._CNTE\r
+#define PCNH9_CKS _pcnh9.bitc._CKS\r
+__IO_EXTENDED PTMR10STR _ptmr10;  \r
+#define PTMR10 _ptmr10.word\r
+#define PTMR10_D0 _ptmr10.bit._D0\r
+#define PTMR10_D1 _ptmr10.bit._D1\r
+#define PTMR10_D2 _ptmr10.bit._D2\r
+#define PTMR10_D3 _ptmr10.bit._D3\r
+#define PTMR10_D4 _ptmr10.bit._D4\r
+#define PTMR10_D5 _ptmr10.bit._D5\r
+#define PTMR10_D6 _ptmr10.bit._D6\r
+#define PTMR10_D7 _ptmr10.bit._D7\r
+#define PTMR10_D8 _ptmr10.bit._D8\r
+#define PTMR10_D9 _ptmr10.bit._D9\r
+#define PTMR10_D10 _ptmr10.bit._D10\r
+#define PTMR10_D11 _ptmr10.bit._D11\r
+#define PTMR10_D12 _ptmr10.bit._D12\r
+#define PTMR10_D13 _ptmr10.bit._D13\r
+#define PTMR10_D14 _ptmr10.bit._D14\r
+#define PTMR10_D15 _ptmr10.bit._D15\r
+#define PTMR10_D _ptmr10.bitc._D\r
+__IO_EXTENDED PCSR10STR _pcsr10;  \r
+#define PCSR10 _pcsr10.word\r
+#define PCSR10_D0 _pcsr10.bit._D0\r
+#define PCSR10_D1 _pcsr10.bit._D1\r
+#define PCSR10_D2 _pcsr10.bit._D2\r
+#define PCSR10_D3 _pcsr10.bit._D3\r
+#define PCSR10_D4 _pcsr10.bit._D4\r
+#define PCSR10_D5 _pcsr10.bit._D5\r
+#define PCSR10_D6 _pcsr10.bit._D6\r
+#define PCSR10_D7 _pcsr10.bit._D7\r
+#define PCSR10_D8 _pcsr10.bit._D8\r
+#define PCSR10_D9 _pcsr10.bit._D9\r
+#define PCSR10_D10 _pcsr10.bit._D10\r
+#define PCSR10_D11 _pcsr10.bit._D11\r
+#define PCSR10_D12 _pcsr10.bit._D12\r
+#define PCSR10_D13 _pcsr10.bit._D13\r
+#define PCSR10_D14 _pcsr10.bit._D14\r
+#define PCSR10_D15 _pcsr10.bit._D15\r
+#define PCSR10_D _pcsr10.bitc._D\r
+__IO_EXTENDED PDUT10STR _pdut10;  \r
+#define PDUT10 _pdut10.word\r
+#define PDUT10_D0 _pdut10.bit._D0\r
+#define PDUT10_D1 _pdut10.bit._D1\r
+#define PDUT10_D2 _pdut10.bit._D2\r
+#define PDUT10_D3 _pdut10.bit._D3\r
+#define PDUT10_D4 _pdut10.bit._D4\r
+#define PDUT10_D5 _pdut10.bit._D5\r
+#define PDUT10_D6 _pdut10.bit._D6\r
+#define PDUT10_D7 _pdut10.bit._D7\r
+#define PDUT10_D8 _pdut10.bit._D8\r
+#define PDUT10_D9 _pdut10.bit._D9\r
+#define PDUT10_D10 _pdut10.bit._D10\r
+#define PDUT10_D11 _pdut10.bit._D11\r
+#define PDUT10_D12 _pdut10.bit._D12\r
+#define PDUT10_D13 _pdut10.bit._D13\r
+#define PDUT10_D14 _pdut10.bit._D14\r
+#define PDUT10_D15 _pdut10.bit._D15\r
+#define PDUT10_D _pdut10.bitc._D\r
+__IO_EXTENDED PCN10STR _pcn10;  \r
+#define PCN10 _pcn10.word\r
+#define PCN10_OSEL _pcn10.bit._OSEL\r
+#define PCN10_OE _pcn10.bit._OE\r
+#define PCN10_IRS0 _pcn10.bit._IRS0\r
+#define PCN10_IRS1 _pcn10.bit._IRS1\r
+#define PCN10_IRQF _pcn10.bit._IRQF\r
+#define PCN10_IREN _pcn10.bit._IREN\r
+#define PCN10_EGS0 _pcn10.bit._EGS0\r
+#define PCN10_EGS1 _pcn10.bit._EGS1\r
+#define PCN10_PGMS _pcn10.bit._PGMS\r
+#define PCN10_CKS0 _pcn10.bit._CKS0\r
+#define PCN10_CKS1 _pcn10.bit._CKS1\r
+#define PCN10_RTRG _pcn10.bit._RTRG\r
+#define PCN10_MDSE _pcn10.bit._MDSE\r
+#define PCN10_STGR _pcn10.bit._STGR\r
+#define PCN10_CNTE _pcn10.bit._CNTE\r
+#define PCN10_IRS _pcn10.bitc._IRS\r
+#define PCN10_EGS _pcn10.bitc._EGS\r
+#define PCN10_CKS _pcn10.bitc._CKS\r
+__IO_EXTENDED PCNL10STR _pcnl10;  \r
+#define PCNL10 _pcnl10.byte\r
+#define PCNL10_OSEL _pcnl10.bit._OSEL\r
+#define PCNL10_OE _pcnl10.bit._OE\r
+#define PCNL10_IRS0 _pcnl10.bit._IRS0\r
+#define PCNL10_IRS1 _pcnl10.bit._IRS1\r
+#define PCNL10_IRQF _pcnl10.bit._IRQF\r
+#define PCNL10_IREN _pcnl10.bit._IREN\r
+#define PCNL10_EGS0 _pcnl10.bit._EGS0\r
+#define PCNL10_EGS1 _pcnl10.bit._EGS1\r
+#define PCNL10_IRS _pcnl10.bitc._IRS\r
+#define PCNL10_EGS _pcnl10.bitc._EGS\r
+__IO_EXTENDED PCNH10STR _pcnh10;  \r
+#define PCNH10 _pcnh10.byte\r
+#define PCNH10_PGMS _pcnh10.bit._PGMS\r
+#define PCNH10_CKS0 _pcnh10.bit._CKS0\r
+#define PCNH10_CKS1 _pcnh10.bit._CKS1\r
+#define PCNH10_RTRG _pcnh10.bit._RTRG\r
+#define PCNH10_MDSE _pcnh10.bit._MDSE\r
+#define PCNH10_STGR _pcnh10.bit._STGR\r
+#define PCNH10_CNTE _pcnh10.bit._CNTE\r
+#define PCNH10_CKS _pcnh10.bitc._CKS\r
+__IO_EXTENDED PTMR11STR _ptmr11;  \r
+#define PTMR11 _ptmr11.word\r
+#define PTMR11_D0 _ptmr11.bit._D0\r
+#define PTMR11_D1 _ptmr11.bit._D1\r
+#define PTMR11_D2 _ptmr11.bit._D2\r
+#define PTMR11_D3 _ptmr11.bit._D3\r
+#define PTMR11_D4 _ptmr11.bit._D4\r
+#define PTMR11_D5 _ptmr11.bit._D5\r
+#define PTMR11_D6 _ptmr11.bit._D6\r
+#define PTMR11_D7 _ptmr11.bit._D7\r
+#define PTMR11_D8 _ptmr11.bit._D8\r
+#define PTMR11_D9 _ptmr11.bit._D9\r
+#define PTMR11_D10 _ptmr11.bit._D10\r
+#define PTMR11_D11 _ptmr11.bit._D11\r
+#define PTMR11_D12 _ptmr11.bit._D12\r
+#define PTMR11_D13 _ptmr11.bit._D13\r
+#define PTMR11_D14 _ptmr11.bit._D14\r
+#define PTMR11_D15 _ptmr11.bit._D15\r
+#define PTMR11_D _ptmr11.bitc._D\r
+__IO_EXTENDED PCSR11STR _pcsr11;  \r
+#define PCSR11 _pcsr11.word\r
+#define PCSR11_D0 _pcsr11.bit._D0\r
+#define PCSR11_D1 _pcsr11.bit._D1\r
+#define PCSR11_D2 _pcsr11.bit._D2\r
+#define PCSR11_D3 _pcsr11.bit._D3\r
+#define PCSR11_D4 _pcsr11.bit._D4\r
+#define PCSR11_D5 _pcsr11.bit._D5\r
+#define PCSR11_D6 _pcsr11.bit._D6\r
+#define PCSR11_D7 _pcsr11.bit._D7\r
+#define PCSR11_D8 _pcsr11.bit._D8\r
+#define PCSR11_D9 _pcsr11.bit._D9\r
+#define PCSR11_D10 _pcsr11.bit._D10\r
+#define PCSR11_D11 _pcsr11.bit._D11\r
+#define PCSR11_D12 _pcsr11.bit._D12\r
+#define PCSR11_D13 _pcsr11.bit._D13\r
+#define PCSR11_D14 _pcsr11.bit._D14\r
+#define PCSR11_D15 _pcsr11.bit._D15\r
+#define PCSR11_D _pcsr11.bitc._D\r
+__IO_EXTENDED PDUT11STR _pdut11;  \r
+#define PDUT11 _pdut11.word\r
+#define PDUT11_D0 _pdut11.bit._D0\r
+#define PDUT11_D1 _pdut11.bit._D1\r
+#define PDUT11_D2 _pdut11.bit._D2\r
+#define PDUT11_D3 _pdut11.bit._D3\r
+#define PDUT11_D4 _pdut11.bit._D4\r
+#define PDUT11_D5 _pdut11.bit._D5\r
+#define PDUT11_D6 _pdut11.bit._D6\r
+#define PDUT11_D7 _pdut11.bit._D7\r
+#define PDUT11_D8 _pdut11.bit._D8\r
+#define PDUT11_D9 _pdut11.bit._D9\r
+#define PDUT11_D10 _pdut11.bit._D10\r
+#define PDUT11_D11 _pdut11.bit._D11\r
+#define PDUT11_D12 _pdut11.bit._D12\r
+#define PDUT11_D13 _pdut11.bit._D13\r
+#define PDUT11_D14 _pdut11.bit._D14\r
+#define PDUT11_D15 _pdut11.bit._D15\r
+#define PDUT11_D _pdut11.bitc._D\r
+__IO_EXTENDED PCN11STR _pcn11;  \r
+#define PCN11 _pcn11.word\r
+#define PCN11_OSEL _pcn11.bit._OSEL\r
+#define PCN11_OE _pcn11.bit._OE\r
+#define PCN11_IRS0 _pcn11.bit._IRS0\r
+#define PCN11_IRS1 _pcn11.bit._IRS1\r
+#define PCN11_IRQF _pcn11.bit._IRQF\r
+#define PCN11_IREN _pcn11.bit._IREN\r
+#define PCN11_EGS0 _pcn11.bit._EGS0\r
+#define PCN11_EGS1 _pcn11.bit._EGS1\r
+#define PCN11_PGMS _pcn11.bit._PGMS\r
+#define PCN11_CKS0 _pcn11.bit._CKS0\r
+#define PCN11_CKS1 _pcn11.bit._CKS1\r
+#define PCN11_RTRG _pcn11.bit._RTRG\r
+#define PCN11_MDSE _pcn11.bit._MDSE\r
+#define PCN11_STGR _pcn11.bit._STGR\r
+#define PCN11_CNTE _pcn11.bit._CNTE\r
+#define PCN11_IRS _pcn11.bitc._IRS\r
+#define PCN11_EGS _pcn11.bitc._EGS\r
+#define PCN11_CKS _pcn11.bitc._CKS\r
+__IO_EXTENDED PCNL11STR _pcnl11;  \r
+#define PCNL11 _pcnl11.byte\r
+#define PCNL11_OSEL _pcnl11.bit._OSEL\r
+#define PCNL11_OE _pcnl11.bit._OE\r
+#define PCNL11_IRS0 _pcnl11.bit._IRS0\r
+#define PCNL11_IRS1 _pcnl11.bit._IRS1\r
+#define PCNL11_IRQF _pcnl11.bit._IRQF\r
+#define PCNL11_IREN _pcnl11.bit._IREN\r
+#define PCNL11_EGS0 _pcnl11.bit._EGS0\r
+#define PCNL11_EGS1 _pcnl11.bit._EGS1\r
+#define PCNL11_IRS _pcnl11.bitc._IRS\r
+#define PCNL11_EGS _pcnl11.bitc._EGS\r
+__IO_EXTENDED PCNH11STR _pcnh11;  \r
+#define PCNH11 _pcnh11.byte\r
+#define PCNH11_PGMS _pcnh11.bit._PGMS\r
+#define PCNH11_CKS0 _pcnh11.bit._CKS0\r
+#define PCNH11_CKS1 _pcnh11.bit._CKS1\r
+#define PCNH11_RTRG _pcnh11.bit._RTRG\r
+#define PCNH11_MDSE _pcnh11.bit._MDSE\r
+#define PCNH11_STGR _pcnh11.bit._STGR\r
+#define PCNH11_CNTE _pcnh11.bit._CNTE\r
+#define PCNH11_CKS _pcnh11.bitc._CKS\r
+__IO_EXTENDED GCN13STR _gcn13;  \r
+#define GCN13 _gcn13.word\r
+#define GCN13_TSEL00 _gcn13.bit._TSEL00\r
+#define GCN13_TSEL01 _gcn13.bit._TSEL01\r
+#define GCN13_TSEL02 _gcn13.bit._TSEL02\r
+#define GCN13_TSEL03 _gcn13.bit._TSEL03\r
+#define GCN13_TSEL10 _gcn13.bit._TSEL10\r
+#define GCN13_TSEL11 _gcn13.bit._TSEL11\r
+#define GCN13_TSEL12 _gcn13.bit._TSEL12\r
+#define GCN13_TSEL13 _gcn13.bit._TSEL13\r
+#define GCN13_TSEL20 _gcn13.bit._TSEL20\r
+#define GCN13_TSEL21 _gcn13.bit._TSEL21\r
+#define GCN13_TSEL22 _gcn13.bit._TSEL22\r
+#define GCN13_TSEL23 _gcn13.bit._TSEL23\r
+#define GCN13_TSEL30 _gcn13.bit._TSEL30\r
+#define GCN13_TSEL31 _gcn13.bit._TSEL31\r
+#define GCN13_TSEL32 _gcn13.bit._TSEL32\r
+#define GCN13_TSEL33 _gcn13.bit._TSEL33\r
+#define GCN13_TSEL0 _gcn13.bitc._TSEL0\r
+#define GCN13_TSEL1 _gcn13.bitc._TSEL1\r
+#define GCN13_TSEL2 _gcn13.bitc._TSEL2\r
+#define GCN13_TSEL3 _gcn13.bitc._TSEL3\r
+__IO_EXTENDED GCN1L3STR _gcn1l3;  \r
+#define GCN1L3 _gcn1l3.byte\r
+#define GCN1L3_TSEL00 _gcn1l3.bit._TSEL00\r
+#define GCN1L3_TSEL01 _gcn1l3.bit._TSEL01\r
+#define GCN1L3_TSEL02 _gcn1l3.bit._TSEL02\r
+#define GCN1L3_TSEL03 _gcn1l3.bit._TSEL03\r
+#define GCN1L3_TSEL10 _gcn1l3.bit._TSEL10\r
+#define GCN1L3_TSEL11 _gcn1l3.bit._TSEL11\r
+#define GCN1L3_TSEL12 _gcn1l3.bit._TSEL12\r
+#define GCN1L3_TSEL13 _gcn1l3.bit._TSEL13\r
+#define GCN1L3_TSEL0 _gcn1l3.bitc._TSEL0\r
+#define GCN1L3_TSEL1 _gcn1l3.bitc._TSEL1\r
+__IO_EXTENDED GCN1H3STR _gcn1h3;  \r
+#define GCN1H3 _gcn1h3.byte\r
+#define GCN1H3_TSEL20 _gcn1h3.bit._TSEL20\r
+#define GCN1H3_TSEL21 _gcn1h3.bit._TSEL21\r
+#define GCN1H3_TSEL22 _gcn1h3.bit._TSEL22\r
+#define GCN1H3_TSEL23 _gcn1h3.bit._TSEL23\r
+#define GCN1H3_TSEL30 _gcn1h3.bit._TSEL30\r
+#define GCN1H3_TSEL31 _gcn1h3.bit._TSEL31\r
+#define GCN1H3_TSEL32 _gcn1h3.bit._TSEL32\r
+#define GCN1H3_TSEL33 _gcn1h3.bit._TSEL33\r
+#define GCN1H3_TSEL2 _gcn1h3.bitc._TSEL2\r
+#define GCN1H3_TSEL3 _gcn1h3.bitc._TSEL3\r
+__IO_EXTENDED GCN23STR _gcn23;  \r
+#define GCN23 _gcn23.word\r
+#define GCN23_EN0 _gcn23.bit._EN0\r
+#define GCN23_EN1 _gcn23.bit._EN1\r
+#define GCN23_EN2 _gcn23.bit._EN2\r
+#define GCN23_EN3 _gcn23.bit._EN3\r
+#define GCN23_CKSEL0 _gcn23.bit._CKSEL0\r
+#define GCN23_CKSEL1 _gcn23.bit._CKSEL1\r
+#define GCN23_CKSEL2 _gcn23.bit._CKSEL2\r
+#define GCN23_CKSEL3 _gcn23.bit._CKSEL3\r
+#define GCN23_EN _gcn23.bitc._EN\r
+#define GCN23_CKSEL _gcn23.bitc._CKSEL\r
+__IO_EXTENDED GCN2L3STR _gcn2l3;  \r
+#define GCN2L3 _gcn2l3.byte\r
+#define GCN2L3_EN0 _gcn2l3.bit._EN0\r
+#define GCN2L3_EN1 _gcn2l3.bit._EN1\r
+#define GCN2L3_EN2 _gcn2l3.bit._EN2\r
+#define GCN2L3_EN3 _gcn2l3.bit._EN3\r
+#define GCN2L3_EN _gcn2l3.bitc._EN\r
+__IO_EXTENDED GCN2H3STR _gcn2h3;  \r
+#define GCN2H3 _gcn2h3.byte\r
+#define GCN2H3_CKSEL0 _gcn2h3.bit._CKSEL0\r
+#define GCN2H3_CKSEL1 _gcn2h3.bit._CKSEL1\r
+#define GCN2H3_CKSEL2 _gcn2h3.bit._CKSEL2\r
+#define GCN2H3_CKSEL3 _gcn2h3.bit._CKSEL3\r
+#define GCN2H3_CKSEL _gcn2h3.bitc._CKSEL\r
+__IO_EXTENDED PTMR12STR _ptmr12;  \r
+#define PTMR12 _ptmr12.word\r
+#define PTMR12_D0 _ptmr12.bit._D0\r
+#define PTMR12_D1 _ptmr12.bit._D1\r
+#define PTMR12_D2 _ptmr12.bit._D2\r
+#define PTMR12_D3 _ptmr12.bit._D3\r
+#define PTMR12_D4 _ptmr12.bit._D4\r
+#define PTMR12_D5 _ptmr12.bit._D5\r
+#define PTMR12_D6 _ptmr12.bit._D6\r
+#define PTMR12_D7 _ptmr12.bit._D7\r
+#define PTMR12_D8 _ptmr12.bit._D8\r
+#define PTMR12_D9 _ptmr12.bit._D9\r
+#define PTMR12_D10 _ptmr12.bit._D10\r
+#define PTMR12_D11 _ptmr12.bit._D11\r
+#define PTMR12_D12 _ptmr12.bit._D12\r
+#define PTMR12_D13 _ptmr12.bit._D13\r
+#define PTMR12_D14 _ptmr12.bit._D14\r
+#define PTMR12_D15 _ptmr12.bit._D15\r
+#define PTMR12_D _ptmr12.bitc._D\r
+__IO_EXTENDED PCSR12STR _pcsr12;  \r
+#define PCSR12 _pcsr12.word\r
+#define PCSR12_D0 _pcsr12.bit._D0\r
+#define PCSR12_D1 _pcsr12.bit._D1\r
+#define PCSR12_D2 _pcsr12.bit._D2\r
+#define PCSR12_D3 _pcsr12.bit._D3\r
+#define PCSR12_D4 _pcsr12.bit._D4\r
+#define PCSR12_D5 _pcsr12.bit._D5\r
+#define PCSR12_D6 _pcsr12.bit._D6\r
+#define PCSR12_D7 _pcsr12.bit._D7\r
+#define PCSR12_D8 _pcsr12.bit._D8\r
+#define PCSR12_D9 _pcsr12.bit._D9\r
+#define PCSR12_D10 _pcsr12.bit._D10\r
+#define PCSR12_D11 _pcsr12.bit._D11\r
+#define PCSR12_D12 _pcsr12.bit._D12\r
+#define PCSR12_D13 _pcsr12.bit._D13\r
+#define PCSR12_D14 _pcsr12.bit._D14\r
+#define PCSR12_D15 _pcsr12.bit._D15\r
+#define PCSR12_D _pcsr12.bitc._D\r
+__IO_EXTENDED PDUT12STR _pdut12;  \r
+#define PDUT12 _pdut12.word\r
+#define PDUT12_D0 _pdut12.bit._D0\r
+#define PDUT12_D1 _pdut12.bit._D1\r
+#define PDUT12_D2 _pdut12.bit._D2\r
+#define PDUT12_D3 _pdut12.bit._D3\r
+#define PDUT12_D4 _pdut12.bit._D4\r
+#define PDUT12_D5 _pdut12.bit._D5\r
+#define PDUT12_D6 _pdut12.bit._D6\r
+#define PDUT12_D7 _pdut12.bit._D7\r
+#define PDUT12_D8 _pdut12.bit._D8\r
+#define PDUT12_D9 _pdut12.bit._D9\r
+#define PDUT12_D10 _pdut12.bit._D10\r
+#define PDUT12_D11 _pdut12.bit._D11\r
+#define PDUT12_D12 _pdut12.bit._D12\r
+#define PDUT12_D13 _pdut12.bit._D13\r
+#define PDUT12_D14 _pdut12.bit._D14\r
+#define PDUT12_D15 _pdut12.bit._D15\r
+#define PDUT12_D _pdut12.bitc._D\r
+__IO_EXTENDED PCN12STR _pcn12;  \r
+#define PCN12 _pcn12.word\r
+#define PCN12_OSEL _pcn12.bit._OSEL\r
+#define PCN12_OE _pcn12.bit._OE\r
+#define PCN12_IRS0 _pcn12.bit._IRS0\r
+#define PCN12_IRS1 _pcn12.bit._IRS1\r
+#define PCN12_IRQF _pcn12.bit._IRQF\r
+#define PCN12_IREN _pcn12.bit._IREN\r
+#define PCN12_EGS0 _pcn12.bit._EGS0\r
+#define PCN12_EGS1 _pcn12.bit._EGS1\r
+#define PCN12_PGMS _pcn12.bit._PGMS\r
+#define PCN12_CKS0 _pcn12.bit._CKS0\r
+#define PCN12_CKS1 _pcn12.bit._CKS1\r
+#define PCN12_RTRG _pcn12.bit._RTRG\r
+#define PCN12_MDSE _pcn12.bit._MDSE\r
+#define PCN12_STGR _pcn12.bit._STGR\r
+#define PCN12_CNTE _pcn12.bit._CNTE\r
+#define PCN12_IRS _pcn12.bitc._IRS\r
+#define PCN12_EGS _pcn12.bitc._EGS\r
+#define PCN12_CKS _pcn12.bitc._CKS\r
+__IO_EXTENDED PCNL12STR _pcnl12;  \r
+#define PCNL12 _pcnl12.byte\r
+#define PCNL12_OSEL _pcnl12.bit._OSEL\r
+#define PCNL12_OE _pcnl12.bit._OE\r
+#define PCNL12_IRS0 _pcnl12.bit._IRS0\r
+#define PCNL12_IRS1 _pcnl12.bit._IRS1\r
+#define PCNL12_IRQF _pcnl12.bit._IRQF\r
+#define PCNL12_IREN _pcnl12.bit._IREN\r
+#define PCNL12_EGS0 _pcnl12.bit._EGS0\r
+#define PCNL12_EGS1 _pcnl12.bit._EGS1\r
+#define PCNL12_IRS _pcnl12.bitc._IRS\r
+#define PCNL12_EGS _pcnl12.bitc._EGS\r
+__IO_EXTENDED PCNH12STR _pcnh12;  \r
+#define PCNH12 _pcnh12.byte\r
+#define PCNH12_PGMS _pcnh12.bit._PGMS\r
+#define PCNH12_CKS0 _pcnh12.bit._CKS0\r
+#define PCNH12_CKS1 _pcnh12.bit._CKS1\r
+#define PCNH12_RTRG _pcnh12.bit._RTRG\r
+#define PCNH12_MDSE _pcnh12.bit._MDSE\r
+#define PCNH12_STGR _pcnh12.bit._STGR\r
+#define PCNH12_CNTE _pcnh12.bit._CNTE\r
+#define PCNH12_CKS _pcnh12.bitc._CKS\r
+__IO_EXTENDED PTMR13STR _ptmr13;  \r
+#define PTMR13 _ptmr13.word\r
+#define PTMR13_D0 _ptmr13.bit._D0\r
+#define PTMR13_D1 _ptmr13.bit._D1\r
+#define PTMR13_D2 _ptmr13.bit._D2\r
+#define PTMR13_D3 _ptmr13.bit._D3\r
+#define PTMR13_D4 _ptmr13.bit._D4\r
+#define PTMR13_D5 _ptmr13.bit._D5\r
+#define PTMR13_D6 _ptmr13.bit._D6\r
+#define PTMR13_D7 _ptmr13.bit._D7\r
+#define PTMR13_D8 _ptmr13.bit._D8\r
+#define PTMR13_D9 _ptmr13.bit._D9\r
+#define PTMR13_D10 _ptmr13.bit._D10\r
+#define PTMR13_D11 _ptmr13.bit._D11\r
+#define PTMR13_D12 _ptmr13.bit._D12\r
+#define PTMR13_D13 _ptmr13.bit._D13\r
+#define PTMR13_D14 _ptmr13.bit._D14\r
+#define PTMR13_D15 _ptmr13.bit._D15\r
+#define PTMR13_D _ptmr13.bitc._D\r
+__IO_EXTENDED PCSR13STR _pcsr13;  \r
+#define PCSR13 _pcsr13.word\r
+#define PCSR13_D0 _pcsr13.bit._D0\r
+#define PCSR13_D1 _pcsr13.bit._D1\r
+#define PCSR13_D2 _pcsr13.bit._D2\r
+#define PCSR13_D3 _pcsr13.bit._D3\r
+#define PCSR13_D4 _pcsr13.bit._D4\r
+#define PCSR13_D5 _pcsr13.bit._D5\r
+#define PCSR13_D6 _pcsr13.bit._D6\r
+#define PCSR13_D7 _pcsr13.bit._D7\r
+#define PCSR13_D8 _pcsr13.bit._D8\r
+#define PCSR13_D9 _pcsr13.bit._D9\r
+#define PCSR13_D10 _pcsr13.bit._D10\r
+#define PCSR13_D11 _pcsr13.bit._D11\r
+#define PCSR13_D12 _pcsr13.bit._D12\r
+#define PCSR13_D13 _pcsr13.bit._D13\r
+#define PCSR13_D14 _pcsr13.bit._D14\r
+#define PCSR13_D15 _pcsr13.bit._D15\r
+#define PCSR13_D _pcsr13.bitc._D\r
+__IO_EXTENDED PDUT13STR _pdut13;  \r
+#define PDUT13 _pdut13.word\r
+#define PDUT13_D0 _pdut13.bit._D0\r
+#define PDUT13_D1 _pdut13.bit._D1\r
+#define PDUT13_D2 _pdut13.bit._D2\r
+#define PDUT13_D3 _pdut13.bit._D3\r
+#define PDUT13_D4 _pdut13.bit._D4\r
+#define PDUT13_D5 _pdut13.bit._D5\r
+#define PDUT13_D6 _pdut13.bit._D6\r
+#define PDUT13_D7 _pdut13.bit._D7\r
+#define PDUT13_D8 _pdut13.bit._D8\r
+#define PDUT13_D9 _pdut13.bit._D9\r
+#define PDUT13_D10 _pdut13.bit._D10\r
+#define PDUT13_D11 _pdut13.bit._D11\r
+#define PDUT13_D12 _pdut13.bit._D12\r
+#define PDUT13_D13 _pdut13.bit._D13\r
+#define PDUT13_D14 _pdut13.bit._D14\r
+#define PDUT13_D15 _pdut13.bit._D15\r
+#define PDUT13_D _pdut13.bitc._D\r
+__IO_EXTENDED PCN13STR _pcn13;  \r
+#define PCN13 _pcn13.word\r
+#define PCN13_OSEL _pcn13.bit._OSEL\r
+#define PCN13_OE _pcn13.bit._OE\r
+#define PCN13_IRS0 _pcn13.bit._IRS0\r
+#define PCN13_IRS1 _pcn13.bit._IRS1\r
+#define PCN13_IRQF _pcn13.bit._IRQF\r
+#define PCN13_IREN _pcn13.bit._IREN\r
+#define PCN13_EGS0 _pcn13.bit._EGS0\r
+#define PCN13_EGS1 _pcn13.bit._EGS1\r
+#define PCN13_PGMS _pcn13.bit._PGMS\r
+#define PCN13_CKS0 _pcn13.bit._CKS0\r
+#define PCN13_CKS1 _pcn13.bit._CKS1\r
+#define PCN13_RTRG _pcn13.bit._RTRG\r
+#define PCN13_MDSE _pcn13.bit._MDSE\r
+#define PCN13_STGR _pcn13.bit._STGR\r
+#define PCN13_CNTE _pcn13.bit._CNTE\r
+#define PCN13_IRS _pcn13.bitc._IRS\r
+#define PCN13_EGS _pcn13.bitc._EGS\r
+#define PCN13_CKS _pcn13.bitc._CKS\r
+__IO_EXTENDED PCNL13STR _pcnl13;  \r
+#define PCNL13 _pcnl13.byte\r
+#define PCNL13_OSEL _pcnl13.bit._OSEL\r
+#define PCNL13_OE _pcnl13.bit._OE\r
+#define PCNL13_IRS0 _pcnl13.bit._IRS0\r
+#define PCNL13_IRS1 _pcnl13.bit._IRS1\r
+#define PCNL13_IRQF _pcnl13.bit._IRQF\r
+#define PCNL13_IREN _pcnl13.bit._IREN\r
+#define PCNL13_EGS0 _pcnl13.bit._EGS0\r
+#define PCNL13_EGS1 _pcnl13.bit._EGS1\r
+#define PCNL13_IRS _pcnl13.bitc._IRS\r
+#define PCNL13_EGS _pcnl13.bitc._EGS\r
+__IO_EXTENDED PCNH13STR _pcnh13;  \r
+#define PCNH13 _pcnh13.byte\r
+#define PCNH13_PGMS _pcnh13.bit._PGMS\r
+#define PCNH13_CKS0 _pcnh13.bit._CKS0\r
+#define PCNH13_CKS1 _pcnh13.bit._CKS1\r
+#define PCNH13_RTRG _pcnh13.bit._RTRG\r
+#define PCNH13_MDSE _pcnh13.bit._MDSE\r
+#define PCNH13_STGR _pcnh13.bit._STGR\r
+#define PCNH13_CNTE _pcnh13.bit._CNTE\r
+#define PCNH13_CKS _pcnh13.bitc._CKS\r
+__IO_EXTENDED PTMR14STR _ptmr14;  \r
+#define PTMR14 _ptmr14.word\r
+#define PTMR14_D0 _ptmr14.bit._D0\r
+#define PTMR14_D1 _ptmr14.bit._D1\r
+#define PTMR14_D2 _ptmr14.bit._D2\r
+#define PTMR14_D3 _ptmr14.bit._D3\r
+#define PTMR14_D4 _ptmr14.bit._D4\r
+#define PTMR14_D5 _ptmr14.bit._D5\r
+#define PTMR14_D6 _ptmr14.bit._D6\r
+#define PTMR14_D7 _ptmr14.bit._D7\r
+#define PTMR14_D8 _ptmr14.bit._D8\r
+#define PTMR14_D9 _ptmr14.bit._D9\r
+#define PTMR14_D10 _ptmr14.bit._D10\r
+#define PTMR14_D11 _ptmr14.bit._D11\r
+#define PTMR14_D12 _ptmr14.bit._D12\r
+#define PTMR14_D13 _ptmr14.bit._D13\r
+#define PTMR14_D14 _ptmr14.bit._D14\r
+#define PTMR14_D15 _ptmr14.bit._D15\r
+#define PTMR14_D _ptmr14.bitc._D\r
+__IO_EXTENDED PCSR14STR _pcsr14;  \r
+#define PCSR14 _pcsr14.word\r
+#define PCSR14_D0 _pcsr14.bit._D0\r
+#define PCSR14_D1 _pcsr14.bit._D1\r
+#define PCSR14_D2 _pcsr14.bit._D2\r
+#define PCSR14_D3 _pcsr14.bit._D3\r
+#define PCSR14_D4 _pcsr14.bit._D4\r
+#define PCSR14_D5 _pcsr14.bit._D5\r
+#define PCSR14_D6 _pcsr14.bit._D6\r
+#define PCSR14_D7 _pcsr14.bit._D7\r
+#define PCSR14_D8 _pcsr14.bit._D8\r
+#define PCSR14_D9 _pcsr14.bit._D9\r
+#define PCSR14_D10 _pcsr14.bit._D10\r
+#define PCSR14_D11 _pcsr14.bit._D11\r
+#define PCSR14_D12 _pcsr14.bit._D12\r
+#define PCSR14_D13 _pcsr14.bit._D13\r
+#define PCSR14_D14 _pcsr14.bit._D14\r
+#define PCSR14_D15 _pcsr14.bit._D15\r
+#define PCSR14_D _pcsr14.bitc._D\r
+__IO_EXTENDED PDUT14STR _pdut14;  \r
+#define PDUT14 _pdut14.word\r
+#define PDUT14_D0 _pdut14.bit._D0\r
+#define PDUT14_D1 _pdut14.bit._D1\r
+#define PDUT14_D2 _pdut14.bit._D2\r
+#define PDUT14_D3 _pdut14.bit._D3\r
+#define PDUT14_D4 _pdut14.bit._D4\r
+#define PDUT14_D5 _pdut14.bit._D5\r
+#define PDUT14_D6 _pdut14.bit._D6\r
+#define PDUT14_D7 _pdut14.bit._D7\r
+#define PDUT14_D8 _pdut14.bit._D8\r
+#define PDUT14_D9 _pdut14.bit._D9\r
+#define PDUT14_D10 _pdut14.bit._D10\r
+#define PDUT14_D11 _pdut14.bit._D11\r
+#define PDUT14_D12 _pdut14.bit._D12\r
+#define PDUT14_D13 _pdut14.bit._D13\r
+#define PDUT14_D14 _pdut14.bit._D14\r
+#define PDUT14_D15 _pdut14.bit._D15\r
+#define PDUT14_D _pdut14.bitc._D\r
+__IO_EXTENDED PCN14STR _pcn14;  \r
+#define PCN14 _pcn14.word\r
+#define PCN14_OSEL _pcn14.bit._OSEL\r
+#define PCN14_OE _pcn14.bit._OE\r
+#define PCN14_IRS0 _pcn14.bit._IRS0\r
+#define PCN14_IRS1 _pcn14.bit._IRS1\r
+#define PCN14_IRQF _pcn14.bit._IRQF\r
+#define PCN14_IREN _pcn14.bit._IREN\r
+#define PCN14_EGS0 _pcn14.bit._EGS0\r
+#define PCN14_EGS1 _pcn14.bit._EGS1\r
+#define PCN14_PGMS _pcn14.bit._PGMS\r
+#define PCN14_CKS0 _pcn14.bit._CKS0\r
+#define PCN14_CKS1 _pcn14.bit._CKS1\r
+#define PCN14_RTRG _pcn14.bit._RTRG\r
+#define PCN14_MDSE _pcn14.bit._MDSE\r
+#define PCN14_STGR _pcn14.bit._STGR\r
+#define PCN14_CNTE _pcn14.bit._CNTE\r
+#define PCN14_IRS _pcn14.bitc._IRS\r
+#define PCN14_EGS _pcn14.bitc._EGS\r
+#define PCN14_CKS _pcn14.bitc._CKS\r
+__IO_EXTENDED PCNL14STR _pcnl14;  \r
+#define PCNL14 _pcnl14.byte\r
+#define PCNL14_OSEL _pcnl14.bit._OSEL\r
+#define PCNL14_OE _pcnl14.bit._OE\r
+#define PCNL14_IRS0 _pcnl14.bit._IRS0\r
+#define PCNL14_IRS1 _pcnl14.bit._IRS1\r
+#define PCNL14_IRQF _pcnl14.bit._IRQF\r
+#define PCNL14_IREN _pcnl14.bit._IREN\r
+#define PCNL14_EGS0 _pcnl14.bit._EGS0\r
+#define PCNL14_EGS1 _pcnl14.bit._EGS1\r
+#define PCNL14_IRS _pcnl14.bitc._IRS\r
+#define PCNL14_EGS _pcnl14.bitc._EGS\r
+__IO_EXTENDED PCNH14STR _pcnh14;  \r
+#define PCNH14 _pcnh14.byte\r
+#define PCNH14_PGMS _pcnh14.bit._PGMS\r
+#define PCNH14_CKS0 _pcnh14.bit._CKS0\r
+#define PCNH14_CKS1 _pcnh14.bit._CKS1\r
+#define PCNH14_RTRG _pcnh14.bit._RTRG\r
+#define PCNH14_MDSE _pcnh14.bit._MDSE\r
+#define PCNH14_STGR _pcnh14.bit._STGR\r
+#define PCNH14_CNTE _pcnh14.bit._CNTE\r
+#define PCNH14_CKS _pcnh14.bitc._CKS\r
+__IO_EXTENDED PTMR15STR _ptmr15;  \r
+#define PTMR15 _ptmr15.word\r
+#define PTMR15_D0 _ptmr15.bit._D0\r
+#define PTMR15_D1 _ptmr15.bit._D1\r
+#define PTMR15_D2 _ptmr15.bit._D2\r
+#define PTMR15_D3 _ptmr15.bit._D3\r
+#define PTMR15_D4 _ptmr15.bit._D4\r
+#define PTMR15_D5 _ptmr15.bit._D5\r
+#define PTMR15_D6 _ptmr15.bit._D6\r
+#define PTMR15_D7 _ptmr15.bit._D7\r
+#define PTMR15_D8 _ptmr15.bit._D8\r
+#define PTMR15_D9 _ptmr15.bit._D9\r
+#define PTMR15_D10 _ptmr15.bit._D10\r
+#define PTMR15_D11 _ptmr15.bit._D11\r
+#define PTMR15_D12 _ptmr15.bit._D12\r
+#define PTMR15_D13 _ptmr15.bit._D13\r
+#define PTMR15_D14 _ptmr15.bit._D14\r
+#define PTMR15_D15 _ptmr15.bit._D15\r
+#define PTMR15_D _ptmr15.bitc._D\r
+__IO_EXTENDED PCSR15STR _pcsr15;  \r
+#define PCSR15 _pcsr15.word\r
+#define PCSR15_D0 _pcsr15.bit._D0\r
+#define PCSR15_D1 _pcsr15.bit._D1\r
+#define PCSR15_D2 _pcsr15.bit._D2\r
+#define PCSR15_D3 _pcsr15.bit._D3\r
+#define PCSR15_D4 _pcsr15.bit._D4\r
+#define PCSR15_D5 _pcsr15.bit._D5\r
+#define PCSR15_D6 _pcsr15.bit._D6\r
+#define PCSR15_D7 _pcsr15.bit._D7\r
+#define PCSR15_D8 _pcsr15.bit._D8\r
+#define PCSR15_D9 _pcsr15.bit._D9\r
+#define PCSR15_D10 _pcsr15.bit._D10\r
+#define PCSR15_D11 _pcsr15.bit._D11\r
+#define PCSR15_D12 _pcsr15.bit._D12\r
+#define PCSR15_D13 _pcsr15.bit._D13\r
+#define PCSR15_D14 _pcsr15.bit._D14\r
+#define PCSR15_D15 _pcsr15.bit._D15\r
+#define PCSR15_D _pcsr15.bitc._D\r
+__IO_EXTENDED PDUT15STR _pdut15;  \r
+#define PDUT15 _pdut15.word\r
+#define PDUT15_D0 _pdut15.bit._D0\r
+#define PDUT15_D1 _pdut15.bit._D1\r
+#define PDUT15_D2 _pdut15.bit._D2\r
+#define PDUT15_D3 _pdut15.bit._D3\r
+#define PDUT15_D4 _pdut15.bit._D4\r
+#define PDUT15_D5 _pdut15.bit._D5\r
+#define PDUT15_D6 _pdut15.bit._D6\r
+#define PDUT15_D7 _pdut15.bit._D7\r
+#define PDUT15_D8 _pdut15.bit._D8\r
+#define PDUT15_D9 _pdut15.bit._D9\r
+#define PDUT15_D10 _pdut15.bit._D10\r
+#define PDUT15_D11 _pdut15.bit._D11\r
+#define PDUT15_D12 _pdut15.bit._D12\r
+#define PDUT15_D13 _pdut15.bit._D13\r
+#define PDUT15_D14 _pdut15.bit._D14\r
+#define PDUT15_D15 _pdut15.bit._D15\r
+#define PDUT15_D _pdut15.bitc._D\r
+__IO_EXTENDED PCN15STR _pcn15;  \r
+#define PCN15 _pcn15.word\r
+#define PCN15_OSEL _pcn15.bit._OSEL\r
+#define PCN15_OE _pcn15.bit._OE\r
+#define PCN15_IRS0 _pcn15.bit._IRS0\r
+#define PCN15_IRS1 _pcn15.bit._IRS1\r
+#define PCN15_IRQF _pcn15.bit._IRQF\r
+#define PCN15_IREN _pcn15.bit._IREN\r
+#define PCN15_EGS0 _pcn15.bit._EGS0\r
+#define PCN15_EGS1 _pcn15.bit._EGS1\r
+#define PCN15_PGMS _pcn15.bit._PGMS\r
+#define PCN15_CKS0 _pcn15.bit._CKS0\r
+#define PCN15_CKS1 _pcn15.bit._CKS1\r
+#define PCN15_RTRG _pcn15.bit._RTRG\r
+#define PCN15_MDSE _pcn15.bit._MDSE\r
+#define PCN15_STGR _pcn15.bit._STGR\r
+#define PCN15_CNTE _pcn15.bit._CNTE\r
+#define PCN15_IRS _pcn15.bitc._IRS\r
+#define PCN15_EGS _pcn15.bitc._EGS\r
+#define PCN15_CKS _pcn15.bitc._CKS\r
+__IO_EXTENDED PCNL15STR _pcnl15;  \r
+#define PCNL15 _pcnl15.byte\r
+#define PCNL15_OSEL _pcnl15.bit._OSEL\r
+#define PCNL15_OE _pcnl15.bit._OE\r
+#define PCNL15_IRS0 _pcnl15.bit._IRS0\r
+#define PCNL15_IRS1 _pcnl15.bit._IRS1\r
+#define PCNL15_IRQF _pcnl15.bit._IRQF\r
+#define PCNL15_IREN _pcnl15.bit._IREN\r
+#define PCNL15_EGS0 _pcnl15.bit._EGS0\r
+#define PCNL15_EGS1 _pcnl15.bit._EGS1\r
+#define PCNL15_IRS _pcnl15.bitc._IRS\r
+#define PCNL15_EGS _pcnl15.bitc._EGS\r
+__IO_EXTENDED PCNH15STR _pcnh15;  \r
+#define PCNH15 _pcnh15.byte\r
+#define PCNH15_PGMS _pcnh15.bit._PGMS\r
+#define PCNH15_CKS0 _pcnh15.bit._CKS0\r
+#define PCNH15_CKS1 _pcnh15.bit._CKS1\r
+#define PCNH15_RTRG _pcnh15.bit._RTRG\r
+#define PCNH15_MDSE _pcnh15.bit._MDSE\r
+#define PCNH15_STGR _pcnh15.bit._STGR\r
+#define PCNH15_CNTE _pcnh15.bit._CNTE\r
+#define PCNH15_CKS _pcnh15.bitc._CKS\r
+__IO_EXTENDED PRRR10STR _prrr10;  \r
+#define PRRR10 _prrr10.byte\r
+#define PRRR10_PPG8_R _prrr10.bit._PPG8_R\r
+#define PRRR10_PPG9_R _prrr10.bit._PPG9_R\r
+#define PRRR10_PPG10_R _prrr10.bit._PPG10_R\r
+#define PRRR10_PPG11_R _prrr10.bit._PPG11_R\r
+#define PRRR10_TTG8_R _prrr10.bit._TTG8_R\r
+#define PRRR10_TTG9_R _prrr10.bit._TTG9_R\r
+#define PRRR10_TTG10_R _prrr10.bit._TTG10_R\r
+#define PRRR10_TTG11_R _prrr10.bit._TTG11_R\r
+__IO_EXTENDED PRRR11STR _prrr11;  \r
+#define PRRR11 _prrr11.byte\r
+#define PRRR11_PPG16_R _prrr11.bit._PPG16_R\r
+#define PRRR11_PPG17_R _prrr11.bit._PPG17_R\r
+#define PRRR11_PPG18_R _prrr11.bit._PPG18_R\r
+#define PRRR11_PPG19_R _prrr11.bit._PPG19_R\r
+#define PRRR11_TTG16_R _prrr11.bit._TTG16_R\r
+#define PRRR11_TTG17_R _prrr11.bit._TTG17_R\r
+#define PRRR11_TTG18_R _prrr11.bit._TTG18_R\r
+#define PRRR11_TTG19_R _prrr11.bit._TTG19_R\r
+__IO_EXTENDED PRRR12STR _prrr12;  \r
+#define PRRR12 _prrr12.byte\r
+#define PRRR12_CS0_R _prrr12.bit._CS0_R\r
+#define PRRR12_CS1_R _prrr12.bit._CS1_R\r
+#define PRRR12_CS2_R _prrr12.bit._CS2_R\r
+#define PRRR12_CS4_R _prrr12.bit._CS4_R\r
+#define PRRR12_CS5_R _prrr12.bit._CS5_R\r
+__IO_EXTENDED PRRR13STR _prrr13;  \r
+#define PRRR13 _prrr13.byte\r
+__IO_EXTENDED EAC0STR _eac0;  \r
+#define EAC0 _eac0.word\r
+#define EAC0_R0 _eac0.bit._R0\r
+#define EAC0_R1 _eac0.bit._R1\r
+#define EAC0_R2 _eac0.bit._R2\r
+#define EAC0_ACE _eac0.bit._ACE\r
+#define EAC0_STS _eac0.bit._STS\r
+#define EAC0_WSF _eac0.bit._WSF\r
+#define EAC0_ES _eac0.bit._ES\r
+#define EAC0_BW _eac0.bit._BW\r
+#define EAC0_CSE _eac0.bit._CSE\r
+#define EAC0_CSL _eac0.bit._CSL\r
+#define EAC0_ATL _eac0.bit._ATL\r
+#define EAC0_R _eac0.bitc._R\r
+__IO_EXTENDED EACL0STR _eacl0;  \r
+#define EACL0 _eacl0.byte\r
+#define EACL0_R0 _eacl0.bit._R0\r
+#define EACL0_R1 _eacl0.bit._R1\r
+#define EACL0_R2 _eacl0.bit._R2\r
+#define EACL0_ACE _eacl0.bit._ACE\r
+#define EACL0_STS _eacl0.bit._STS\r
+#define EACL0_WSF _eacl0.bit._WSF\r
+#define EACL0_ES _eacl0.bit._ES\r
+#define EACL0_BW _eacl0.bit._BW\r
+#define EACL0_R _eacl0.bitc._R\r
+__IO_EXTENDED EACH0STR _each0;  \r
+#define EACH0 _each0.byte\r
+#define EACH0_CSE _each0.bit._CSE\r
+#define EACH0_CSL _each0.bit._CSL\r
+#define EACH0_ATL _each0.bit._ATL\r
+__IO_EXTENDED EAC1STR _eac1;  \r
+#define EAC1 _eac1.word\r
+#define EAC1_R0 _eac1.bit._R0\r
+#define EAC1_R1 _eac1.bit._R1\r
+#define EAC1_R2 _eac1.bit._R2\r
+#define EAC1_ACE _eac1.bit._ACE\r
+#define EAC1_STS _eac1.bit._STS\r
+#define EAC1_WSF _eac1.bit._WSF\r
+#define EAC1_ES _eac1.bit._ES\r
+#define EAC1_BW _eac1.bit._BW\r
+#define EAC1_CSE _eac1.bit._CSE\r
+#define EAC1_CSL _eac1.bit._CSL\r
+#define EAC1_ATL _eac1.bit._ATL\r
+#define EAC1_R _eac1.bitc._R\r
+__IO_EXTENDED EACL1STR _eacl1;  \r
+#define EACL1 _eacl1.byte\r
+#define EACL1_R0 _eacl1.bit._R0\r
+#define EACL1_R1 _eacl1.bit._R1\r
+#define EACL1_R2 _eacl1.bit._R2\r
+#define EACL1_ACE _eacl1.bit._ACE\r
+#define EACL1_STS _eacl1.bit._STS\r
+#define EACL1_WSF _eacl1.bit._WSF\r
+#define EACL1_ES _eacl1.bit._ES\r
+#define EACL1_BW _eacl1.bit._BW\r
+#define EACL1_R _eacl1.bitc._R\r
+__IO_EXTENDED EACH1STR _each1;  \r
+#define EACH1 _each1.byte\r
+#define EACH1_CSE _each1.bit._CSE\r
+#define EACH1_CSL _each1.bit._CSL\r
+#define EACH1_ATL _each1.bit._ATL\r
+__IO_EXTENDED EAC2STR _eac2;  \r
+#define EAC2 _eac2.word\r
+#define EAC2_R0 _eac2.bit._R0\r
+#define EAC2_R1 _eac2.bit._R1\r
+#define EAC2_R2 _eac2.bit._R2\r
+#define EAC2_ACE _eac2.bit._ACE\r
+#define EAC2_STS _eac2.bit._STS\r
+#define EAC2_WSF _eac2.bit._WSF\r
+#define EAC2_ES _eac2.bit._ES\r
+#define EAC2_BW _eac2.bit._BW\r
+#define EAC2_EASZ0 _eac2.bit._EASZ0\r
+#define EAC2_EASZ1 _eac2.bit._EASZ1\r
+#define EAC2_EASZ2 _eac2.bit._EASZ2\r
+#define EAC2_CSE _eac2.bit._CSE\r
+#define EAC2_CSL _eac2.bit._CSL\r
+#define EAC2_ATL _eac2.bit._ATL\r
+#define EAC2_R _eac2.bitc._R\r
+#define EAC2_EASZ _eac2.bitc._EASZ\r
+__IO_EXTENDED EACL2STR _eacl2;  \r
+#define EACL2 _eacl2.byte\r
+#define EACL2_R0 _eacl2.bit._R0\r
+#define EACL2_R1 _eacl2.bit._R1\r
+#define EACL2_R2 _eacl2.bit._R2\r
+#define EACL2_ACE _eacl2.bit._ACE\r
+#define EACL2_STS _eacl2.bit._STS\r
+#define EACL2_WSF _eacl2.bit._WSF\r
+#define EACL2_ES _eacl2.bit._ES\r
+#define EACL2_BW _eacl2.bit._BW\r
+#define EACL2_R _eacl2.bitc._R\r
+__IO_EXTENDED EACH2STR _each2;  \r
+#define EACH2 _each2.byte\r
+#define EACH2_EASZ0 _each2.bit._EASZ0\r
+#define EACH2_EASZ1 _each2.bit._EASZ1\r
+#define EACH2_EASZ2 _each2.bit._EASZ2\r
+#define EACH2_CSE _each2.bit._CSE\r
+#define EACH2_CSL _each2.bit._CSL\r
+#define EACH2_ATL _each2.bit._ATL\r
+#define EACH2_EASZ _each2.bitc._EASZ\r
+__IO_EXTENDED EAC3STR _eac3;  \r
+#define EAC3 _eac3.word\r
+#define EAC3_R0 _eac3.bit._R0\r
+#define EAC3_R1 _eac3.bit._R1\r
+#define EAC3_R2 _eac3.bit._R2\r
+#define EAC3_ACE _eac3.bit._ACE\r
+#define EAC3_STS _eac3.bit._STS\r
+#define EAC3_WSF _eac3.bit._WSF\r
+#define EAC3_ES _eac3.bit._ES\r
+#define EAC3_BW _eac3.bit._BW\r
+#define EAC3_EASZ0 _eac3.bit._EASZ0\r
+#define EAC3_EASZ1 _eac3.bit._EASZ1\r
+#define EAC3_EASZ2 _eac3.bit._EASZ2\r
+#define EAC3_CSE _eac3.bit._CSE\r
+#define EAC3_CSL _eac3.bit._CSL\r
+#define EAC3_ATL _eac3.bit._ATL\r
+#define EAC3_R _eac3.bitc._R\r
+#define EAC3_EASZ _eac3.bitc._EASZ\r
+__IO_EXTENDED EACL3STR _eacl3;  \r
+#define EACL3 _eacl3.byte\r
+#define EACL3_R0 _eacl3.bit._R0\r
+#define EACL3_R1 _eacl3.bit._R1\r
+#define EACL3_R2 _eacl3.bit._R2\r
+#define EACL3_ACE _eacl3.bit._ACE\r
+#define EACL3_STS _eacl3.bit._STS\r
+#define EACL3_WSF _eacl3.bit._WSF\r
+#define EACL3_ES _eacl3.bit._ES\r
+#define EACL3_BW _eacl3.bit._BW\r
+#define EACL3_R _eacl3.bitc._R\r
+__IO_EXTENDED EACH3STR _each3;  \r
+#define EACH3 _each3.byte\r
+#define EACH3_EASZ0 _each3.bit._EASZ0\r
+#define EACH3_EASZ1 _each3.bit._EASZ1\r
+#define EACH3_EASZ2 _each3.bit._EASZ2\r
+#define EACH3_CSE _each3.bit._CSE\r
+#define EACH3_CSL _each3.bit._CSL\r
+#define EACH3_ATL _each3.bit._ATL\r
+#define EACH3_EASZ _each3.bitc._EASZ\r
+__IO_EXTENDED EAC4STR _eac4;  \r
+#define EAC4 _eac4.word\r
+#define EAC4_R0 _eac4.bit._R0\r
+#define EAC4_R1 _eac4.bit._R1\r
+#define EAC4_R2 _eac4.bit._R2\r
+#define EAC4_ACE _eac4.bit._ACE\r
+#define EAC4_STS _eac4.bit._STS\r
+#define EAC4_WSF _eac4.bit._WSF\r
+#define EAC4_ES _eac4.bit._ES\r
+#define EAC4_BW _eac4.bit._BW\r
+#define EAC4_EASZ0 _eac4.bit._EASZ0\r
+#define EAC4_EASZ1 _eac4.bit._EASZ1\r
+#define EAC4_EASZ2 _eac4.bit._EASZ2\r
+#define EAC4_CSE _eac4.bit._CSE\r
+#define EAC4_CSL _eac4.bit._CSL\r
+#define EAC4_ATL _eac4.bit._ATL\r
+#define EAC4_R _eac4.bitc._R\r
+#define EAC4_EASZ _eac4.bitc._EASZ\r
+__IO_EXTENDED EACL4STR _eacl4;  \r
+#define EACL4 _eacl4.byte\r
+#define EACL4_R0 _eacl4.bit._R0\r
+#define EACL4_R1 _eacl4.bit._R1\r
+#define EACL4_R2 _eacl4.bit._R2\r
+#define EACL4_ACE _eacl4.bit._ACE\r
+#define EACL4_STS _eacl4.bit._STS\r
+#define EACL4_WSF _eacl4.bit._WSF\r
+#define EACL4_ES _eacl4.bit._ES\r
+#define EACL4_BW _eacl4.bit._BW\r
+#define EACL4_R _eacl4.bitc._R\r
+__IO_EXTENDED EACH4STR _each4;  \r
+#define EACH4 _each4.byte\r
+#define EACH4_EASZ0 _each4.bit._EASZ0\r
+#define EACH4_EASZ1 _each4.bit._EASZ1\r
+#define EACH4_EASZ2 _each4.bit._EASZ2\r
+#define EACH4_CSE _each4.bit._CSE\r
+#define EACH4_CSL _each4.bit._CSL\r
+#define EACH4_ATL _each4.bit._ATL\r
+#define EACH4_EASZ _each4.bitc._EASZ\r
+__IO_EXTENDED EAC5STR _eac5;  \r
+#define EAC5 _eac5.word\r
+#define EAC5_R0 _eac5.bit._R0\r
+#define EAC5_R1 _eac5.bit._R1\r
+#define EAC5_R2 _eac5.bit._R2\r
+#define EAC5_ACE _eac5.bit._ACE\r
+#define EAC5_STS _eac5.bit._STS\r
+#define EAC5_WSF _eac5.bit._WSF\r
+#define EAC5_ES _eac5.bit._ES\r
+#define EAC5_BW _eac5.bit._BW\r
+#define EAC5_EASZ0 _eac5.bit._EASZ0\r
+#define EAC5_EASZ1 _eac5.bit._EASZ1\r
+#define EAC5_EASZ2 _eac5.bit._EASZ2\r
+#define EAC5_CSE _eac5.bit._CSE\r
+#define EAC5_CSL _eac5.bit._CSL\r
+#define EAC5_ATL _eac5.bit._ATL\r
+#define EAC5_R _eac5.bitc._R\r
+#define EAC5_EASZ _eac5.bitc._EASZ\r
+__IO_EXTENDED EACL5STR _eacl5;  \r
+#define EACL5 _eacl5.byte\r
+#define EACL5_R0 _eacl5.bit._R0\r
+#define EACL5_R1 _eacl5.bit._R1\r
+#define EACL5_R2 _eacl5.bit._R2\r
+#define EACL5_ACE _eacl5.bit._ACE\r
+#define EACL5_STS _eacl5.bit._STS\r
+#define EACL5_WSF _eacl5.bit._WSF\r
+#define EACL5_ES _eacl5.bit._ES\r
+#define EACL5_BW _eacl5.bit._BW\r
+#define EACL5_R _eacl5.bitc._R\r
+__IO_EXTENDED EACH5STR _each5;  \r
+#define EACH5 _each5.byte\r
+#define EACH5_EASZ0 _each5.bit._EASZ0\r
+#define EACH5_EASZ1 _each5.bit._EASZ1\r
+#define EACH5_EASZ2 _each5.bit._EASZ2\r
+#define EACH5_CSE _each5.bit._CSE\r
+#define EACH5_CSL _each5.bit._CSL\r
+#define EACH5_ATL _each5.bit._ATL\r
+#define EACH5_EASZ _each5.bitc._EASZ\r
+__IO_EXTENDED EAS2STR _eas2;  \r
+#define EAS2 _eas2.byte\r
+#define EAS2_A0 _eas2.bit._A0\r
+#define EAS2_A1 _eas2.bit._A1\r
+#define EAS2_A2 _eas2.bit._A2\r
+#define EAS2_A3 _eas2.bit._A3\r
+#define EAS2_A4 _eas2.bit._A4\r
+#define EAS2_A5 _eas2.bit._A5\r
+#define EAS2_A6 _eas2.bit._A6\r
+#define EAS2_A7 _eas2.bit._A7\r
+#define EAS2_A _eas2.bitc._A\r
+__IO_EXTENDED EAS3STR _eas3;  \r
+#define EAS3 _eas3.byte\r
+#define EAS3_A0 _eas3.bit._A0\r
+#define EAS3_A1 _eas3.bit._A1\r
+#define EAS3_A2 _eas3.bit._A2\r
+#define EAS3_A3 _eas3.bit._A3\r
+#define EAS3_A4 _eas3.bit._A4\r
+#define EAS3_A5 _eas3.bit._A5\r
+#define EAS3_A6 _eas3.bit._A6\r
+#define EAS3_A7 _eas3.bit._A7\r
+#define EAS3_A _eas3.bitc._A\r
+__IO_EXTENDED EAS4STR _eas4;  \r
+#define EAS4 _eas4.byte\r
+#define EAS4_A0 _eas4.bit._A0\r
+#define EAS4_A1 _eas4.bit._A1\r
+#define EAS4_A2 _eas4.bit._A2\r
+#define EAS4_A3 _eas4.bit._A3\r
+#define EAS4_A4 _eas4.bit._A4\r
+#define EAS4_A5 _eas4.bit._A5\r
+#define EAS4_A6 _eas4.bit._A6\r
+#define EAS4_A7 _eas4.bit._A7\r
+#define EAS4_A _eas4.bitc._A\r
+__IO_EXTENDED EAS5STR _eas5;  \r
+#define EAS5 _eas5.byte\r
+#define EAS5_A0 _eas5.bit._A0\r
+#define EAS5_A1 _eas5.bit._A1\r
+#define EAS5_A2 _eas5.bit._A2\r
+#define EAS5_A3 _eas5.bit._A3\r
+#define EAS5_A4 _eas5.bit._A4\r
+#define EAS5_A5 _eas5.bit._A5\r
+#define EAS5_A6 _eas5.bit._A6\r
+#define EAS5_A7 _eas5.bit._A7\r
+__IO_EXTENDED EBMSTR _ebm;  \r
+#define EBM _ebm.byte\r
+#define EBM_EAE0 _ebm.bit._EAE0\r
+#define EBM_EAE1 _ebm.bit._EAE1\r
+#define EBM_EAE2 _ebm.bit._EAE2\r
+#define EBM_EAE3 _ebm.bit._EAE3\r
+#define EBM_EAE4 _ebm.bit._EAE4\r
+#define EBM_EAE5 _ebm.bit._EAE5\r
+#define EBM_ERE _ebm.bit._ERE\r
+#define EBM_NMS _ebm.bit._NMS\r
+#define EBM_EAE _ebm.bitc._EAE\r
+__IO_EXTENDED EBCFSTR _ebcf;  \r
+#define EBCF _ebcf.byte\r
+#define EBCF_DIV0 _ebcf.bit._DIV0\r
+#define EBCF_DIV1 _ebcf.bit._DIV1\r
+#define EBCF_DIV2 _ebcf.bit._DIV2\r
+#define EBCF_CSM _ebcf.bit._CSM\r
+#define EBCF_CKI _ebcf.bit._CKI\r
+#define EBCF_CKE _ebcf.bit._CKE\r
+#define EBCF_RYE _ebcf.bit._RYE\r
+#define EBCF_HDE _ebcf.bit._HDE\r
+#define EBCF_DIV _ebcf.bitc._DIV\r
+__IO_EXTENDED EBAE0STR _ebae0;  \r
+#define EBAE0 _ebae0.byte\r
+#define EBAE0_A00 _ebae0.bit._A00\r
+#define EBAE0_A01 _ebae0.bit._A01\r
+#define EBAE0_A02 _ebae0.bit._A02\r
+#define EBAE0_A03 _ebae0.bit._A03\r
+#define EBAE0_A04 _ebae0.bit._A04\r
+#define EBAE0_A05 _ebae0.bit._A05\r
+#define EBAE0_A06 _ebae0.bit._A06\r
+#define EBAE0_A07 _ebae0.bit._A07\r
+__IO_EXTENDED EBAE1STR _ebae1;  \r
+#define EBAE1 _ebae1.byte\r
+#define EBAE1_A08 _ebae1.bit._A08\r
+#define EBAE1_A09 _ebae1.bit._A09\r
+#define EBAE1_A10 _ebae1.bit._A10\r
+#define EBAE1_A11 _ebae1.bit._A11\r
+#define EBAE1_A12 _ebae1.bit._A12\r
+#define EBAE1_A13 _ebae1.bit._A13\r
+#define EBAE1_A14 _ebae1.bit._A14\r
+#define EBAE1_A15 _ebae1.bit._A15\r
+__IO_EXTENDED EBAE2STR _ebae2;  \r
+#define EBAE2 _ebae2.byte\r
+#define EBAE2_A16 _ebae2.bit._A16\r
+#define EBAE2_A17 _ebae2.bit._A17\r
+#define EBAE2_A18 _ebae2.bit._A18\r
+#define EBAE2_A19 _ebae2.bit._A19\r
+#define EBAE2_A20 _ebae2.bit._A20\r
+#define EBAE2_A21 _ebae2.bit._A21\r
+#define EBAE2_A22 _ebae2.bit._A22\r
+#define EBAE2_A23 _ebae2.bit._A23\r
+__IO_EXTENDED EBCSSTR _ebcs;  \r
+#define EBCS _ebcs.byte\r
+#define EBCS_LBE _ebcs.bit._LBE\r
+#define EBCS_UBE _ebcs.bit._UBE\r
+#define EBCS_WRLE _ebcs.bit._WRLE\r
+#define EBCS_WRHE _ebcs.bit._WRHE\r
+#define EBCS_RDE _ebcs.bit._RDE\r
+#define EBCS_ASE _ebcs.bit._ASE\r
+#define EBCS_ASL _ebcs.bit._ASL\r
+__IO_EXTENDED CTRLR0STR _ctrlr0;  \r
+#define CTRLR0 _ctrlr0.word\r
+#define CTRLR0_INIT _ctrlr0.bit._INIT\r
+#define CTRLR0_IE _ctrlr0.bit._IE\r
+#define CTRLR0_SIE _ctrlr0.bit._SIE\r
+#define CTRLR0_EIE _ctrlr0.bit._EIE\r
+#define CTRLR0_DAR _ctrlr0.bit._DAR\r
+#define CTRLR0_CCE _ctrlr0.bit._CCE\r
+#define CTRLR0_TEST _ctrlr0.bit._TEST\r
+__IO_EXTENDED CTRLRL0STR _ctrlrl0;  \r
+#define CTRLRL0 _ctrlrl0.byte\r
+#define CTRLRL0_INIT _ctrlrl0.bit._INIT\r
+#define CTRLRL0_IE _ctrlrl0.bit._IE\r
+#define CTRLRL0_SIE _ctrlrl0.bit._SIE\r
+#define CTRLRL0_EIE _ctrlrl0.bit._EIE\r
+#define CTRLRL0_DAR _ctrlrl0.bit._DAR\r
+#define CTRLRL0_CCE _ctrlrl0.bit._CCE\r
+#define CTRLRL0_TEST _ctrlrl0.bit._TEST\r
+__IO_EXTENDED CTRLRH0STR _ctrlrh0;  \r
+#define CTRLRH0 _ctrlrh0.byte\r
+__IO_EXTENDED STATR0STR _statr0;  \r
+#define STATR0 _statr0.word\r
+#define STATR0_LEC0 _statr0.bit._LEC0\r
+#define STATR0_LEC1 _statr0.bit._LEC1\r
+#define STATR0_LEC2 _statr0.bit._LEC2\r
+#define STATR0_TXOK _statr0.bit._TXOK\r
+#define STATR0_RXOK _statr0.bit._RXOK\r
+#define STATR0_EPASS _statr0.bit._EPASS\r
+#define STATR0_EWARN _statr0.bit._EWARN\r
+#define STATR0_BOFF _statr0.bit._BOFF\r
+#define STATR0_LEC _statr0.bitc._LEC\r
+__IO_EXTENDED STATRL0STR _statrl0;  \r
+#define STATRL0 _statrl0.byte\r
+#define STATRL0_LEC0 _statrl0.bit._LEC0\r
+#define STATRL0_LEC1 _statrl0.bit._LEC1\r
+#define STATRL0_LEC2 _statrl0.bit._LEC2\r
+#define STATRL0_TXOK _statrl0.bit._TXOK\r
+#define STATRL0_RXOK _statrl0.bit._RXOK\r
+#define STATRL0_EPASS _statrl0.bit._EPASS\r
+#define STATRL0_EWARN _statrl0.bit._EWARN\r
+#define STATRL0_BOFF _statrl0.bit._BOFF\r
+#define STATRL0_LEC _statrl0.bitc._LEC\r
+__IO_EXTENDED STATRH0STR _statrh0;  \r
+#define STATRH0 _statrh0.byte\r
+__IO_EXTENDED ERRCNT0STR _errcnt0;  \r
+#define ERRCNT0 _errcnt0.word\r
+#define ERRCNT0_TEC0 _errcnt0.bit._TEC0\r
+#define ERRCNT0_TEC1 _errcnt0.bit._TEC1\r
+#define ERRCNT0_TEC2 _errcnt0.bit._TEC2\r
+#define ERRCNT0_TEC3 _errcnt0.bit._TEC3\r
+#define ERRCNT0_TEC4 _errcnt0.bit._TEC4\r
+#define ERRCNT0_TEC5 _errcnt0.bit._TEC5\r
+#define ERRCNT0_TEC6 _errcnt0.bit._TEC6\r
+#define ERRCNT0_TEC7 _errcnt0.bit._TEC7\r
+#define ERRCNT0_REC0 _errcnt0.bit._REC0\r
+#define ERRCNT0_REC1 _errcnt0.bit._REC1\r
+#define ERRCNT0_REC2 _errcnt0.bit._REC2\r
+#define ERRCNT0_REC3 _errcnt0.bit._REC3\r
+#define ERRCNT0_REC4 _errcnt0.bit._REC4\r
+#define ERRCNT0_REC5 _errcnt0.bit._REC5\r
+#define ERRCNT0_REC6 _errcnt0.bit._REC6\r
+#define ERRCNT0_RP _errcnt0.bit._RP\r
+#define ERRCNT0_TEC _errcnt0.bitc._TEC\r
+#define ERRCNT0_REC _errcnt0.bitc._REC\r
+__IO_EXTENDED ERRCNTL0STR _errcntl0;  \r
+#define ERRCNTL0 _errcntl0.byte\r
+#define ERRCNTL0_TEC0 _errcntl0.bit._TEC0\r
+#define ERRCNTL0_TEC1 _errcntl0.bit._TEC1\r
+#define ERRCNTL0_TEC2 _errcntl0.bit._TEC2\r
+#define ERRCNTL0_TEC3 _errcntl0.bit._TEC3\r
+#define ERRCNTL0_TEC4 _errcntl0.bit._TEC4\r
+#define ERRCNTL0_TEC5 _errcntl0.bit._TEC5\r
+#define ERRCNTL0_TEC6 _errcntl0.bit._TEC6\r
+#define ERRCNTL0_TEC7 _errcntl0.bit._TEC7\r
+#define ERRCNTL0_TEC _errcntl0.bitc._TEC\r
+__IO_EXTENDED ERRCNTH0STR _errcnth0;  \r
+#define ERRCNTH0 _errcnth0.byte\r
+#define ERRCNTH0_REC0 _errcnth0.bit._REC0\r
+#define ERRCNTH0_REC1 _errcnth0.bit._REC1\r
+#define ERRCNTH0_REC2 _errcnth0.bit._REC2\r
+#define ERRCNTH0_REC3 _errcnth0.bit._REC3\r
+#define ERRCNTH0_REC4 _errcnth0.bit._REC4\r
+#define ERRCNTH0_REC5 _errcnth0.bit._REC5\r
+#define ERRCNTH0_REC6 _errcnth0.bit._REC6\r
+#define ERRCNTH0_RP _errcnth0.bit._RP\r
+#define ERRCNTH0_REC _errcnth0.bitc._REC\r
+__IO_EXTENDED BTR0STR _btr0;  \r
+#define BTR0 _btr0.word\r
+#define BTR0_BRP0 _btr0.bit._BRP0\r
+#define BTR0_BRP1 _btr0.bit._BRP1\r
+#define BTR0_BRP2 _btr0.bit._BRP2\r
+#define BTR0_BRP3 _btr0.bit._BRP3\r
+#define BTR0_BRP4 _btr0.bit._BRP4\r
+#define BTR0_BRP5 _btr0.bit._BRP5\r
+#define BTR0_SJW0 _btr0.bit._SJW0\r
+#define BTR0_SJW1 _btr0.bit._SJW1\r
+#define BTR0_TSEG10 _btr0.bit._TSEG10\r
+#define BTR0_TSEG11 _btr0.bit._TSEG11\r
+#define BTR0_TSEG12 _btr0.bit._TSEG12\r
+#define BTR0_TSEG13 _btr0.bit._TSEG13\r
+#define BTR0_TSEG20 _btr0.bit._TSEG20\r
+#define BTR0_TSEG21 _btr0.bit._TSEG21\r
+#define BTR0_TSEG22 _btr0.bit._TSEG22\r
+#define BTR0_BRP _btr0.bitc._BRP\r
+#define BTR0_SJW _btr0.bitc._SJW\r
+#define BTR0_TSEG1 _btr0.bitc._TSEG1\r
+#define BTR0_TSEG2 _btr0.bitc._TSEG2\r
+__IO_EXTENDED BTRL0STR _btrl0;  \r
+#define BTRL0 _btrl0.byte\r
+#define BTRL0_BRP0 _btrl0.bit._BRP0\r
+#define BTRL0_BRP1 _btrl0.bit._BRP1\r
+#define BTRL0_BRP2 _btrl0.bit._BRP2\r
+#define BTRL0_BRP3 _btrl0.bit._BRP3\r
+#define BTRL0_BRP4 _btrl0.bit._BRP4\r
+#define BTRL0_BRP5 _btrl0.bit._BRP5\r
+#define BTRL0_SJW0 _btrl0.bit._SJW0\r
+#define BTRL0_SJW1 _btrl0.bit._SJW1\r
+#define BTRL0_BRP _btrl0.bitc._BRP\r
+#define BTRL0_SJW _btrl0.bitc._SJW\r
+__IO_EXTENDED BTRH0STR _btrh0;  \r
+#define BTRH0 _btrh0.byte\r
+#define BTRH0_TSEG10 _btrh0.bit._TSEG10\r
+#define BTRH0_TSEG11 _btrh0.bit._TSEG11\r
+#define BTRH0_TSEG12 _btrh0.bit._TSEG12\r
+#define BTRH0_TSEG13 _btrh0.bit._TSEG13\r
+#define BTRH0_TSEG20 _btrh0.bit._TSEG20\r
+#define BTRH0_TSEG21 _btrh0.bit._TSEG21\r
+#define BTRH0_TSEG22 _btrh0.bit._TSEG22\r
+#define BTRH0_TSEG1 _btrh0.bitc._TSEG1\r
+#define BTRH0_TSEG2 _btrh0.bitc._TSEG2\r
+__IO_EXTENDED INTR0STR _intr0;  \r
+#define INTR0 _intr0.word\r
+#define INTR0_INTID0 _intr0.bit._INTID0\r
+#define INTR0_INTID1 _intr0.bit._INTID1\r
+#define INTR0_INTID2 _intr0.bit._INTID2\r
+#define INTR0_INTID3 _intr0.bit._INTID3\r
+#define INTR0_INTID4 _intr0.bit._INTID4\r
+#define INTR0_INTID5 _intr0.bit._INTID5\r
+#define INTR0_INTID6 _intr0.bit._INTID6\r
+#define INTR0_INTID7 _intr0.bit._INTID7\r
+#define INTR0_INTID8 _intr0.bit._INTID8\r
+#define INTR0_INTID9 _intr0.bit._INTID9\r
+#define INTR0_INTID10 _intr0.bit._INTID10\r
+#define INTR0_INTID11 _intr0.bit._INTID11\r
+#define INTR0_INTID12 _intr0.bit._INTID12\r
+#define INTR0_INTID13 _intr0.bit._INTID13\r
+#define INTR0_INTID14 _intr0.bit._INTID14\r
+#define INTR0_INTID15 _intr0.bit._INTID15\r
+#define INTR0_INTID _intr0.bitc._INTID\r
+__IO_EXTENDED INTRL0STR _intrl0;  \r
+#define INTRL0 _intrl0.byte\r
+#define INTRL0_INTID0 _intrl0.bit._INTID0\r
+#define INTRL0_INTID1 _intrl0.bit._INTID1\r
+#define INTRL0_INTID2 _intrl0.bit._INTID2\r
+#define INTRL0_INTID3 _intrl0.bit._INTID3\r
+#define INTRL0_INTID4 _intrl0.bit._INTID4\r
+#define INTRL0_INTID5 _intrl0.bit._INTID5\r
+#define INTRL0_INTID6 _intrl0.bit._INTID6\r
+#define INTRL0_INTID7 _intrl0.bit._INTID7\r
+__IO_EXTENDED INTRH0STR _intrh0;  \r
+#define INTRH0 _intrh0.byte\r
+#define INTRH0_INTID8 _intrh0.bit._INTID8\r
+#define INTRH0_INTID9 _intrh0.bit._INTID9\r
+#define INTRH0_INTID10 _intrh0.bit._INTID10\r
+#define INTRH0_INTID11 _intrh0.bit._INTID11\r
+#define INTRH0_INTID12 _intrh0.bit._INTID12\r
+#define INTRH0_INTID13 _intrh0.bit._INTID13\r
+#define INTRH0_INTID14 _intrh0.bit._INTID14\r
+#define INTRH0_INTID15 _intrh0.bit._INTID15\r
+__IO_EXTENDED TESTR0STR _testr0;  \r
+#define TESTR0 _testr0.word\r
+#define TESTR0_BASIC _testr0.bit._BASIC\r
+#define TESTR0_SILENT _testr0.bit._SILENT\r
+#define TESTR0_LBACK _testr0.bit._LBACK\r
+#define TESTR0_TX0 _testr0.bit._TX0\r
+#define TESTR0_TX1 _testr0.bit._TX1\r
+#define TESTR0_RX _testr0.bit._RX\r
+__IO_EXTENDED TESTRL0STR _testrl0;  \r
+#define TESTRL0 _testrl0.byte\r
+#define TESTRL0_BASIC _testrl0.bit._BASIC\r
+#define TESTRL0_SILENT _testrl0.bit._SILENT\r
+#define TESTRL0_LBACK _testrl0.bit._LBACK\r
+#define TESTRL0_TX0 _testrl0.bit._TX0\r
+#define TESTRL0_TX1 _testrl0.bit._TX1\r
+#define TESTRL0_RX _testrl0.bit._RX\r
+__IO_EXTENDED TESTRH0STR _testrh0;  \r
+#define TESTRH0 _testrh0.byte\r
+__IO_EXTENDED BRPER0STR _brper0;  \r
+#define BRPER0 _brper0.word\r
+#define BRPER0_BRPE0 _brper0.bit._BRPE0\r
+#define BRPER0_BRPE1 _brper0.bit._BRPE1\r
+#define BRPER0_BRPE2 _brper0.bit._BRPE2\r
+#define BRPER0_BRPE3 _brper0.bit._BRPE3\r
+#define BRPER0_BRPE _brper0.bitc._BRPE\r
+__IO_EXTENDED BRPERL0STR _brperl0;  \r
+#define BRPERL0 _brperl0.byte\r
+#define BRPERL0_BRPE0 _brperl0.bit._BRPE0\r
+#define BRPERL0_BRPE1 _brperl0.bit._BRPE1\r
+#define BRPERL0_BRPE2 _brperl0.bit._BRPE2\r
+#define BRPERL0_BRPE3 _brperl0.bit._BRPE3\r
+#define BRPERL0_BRPE _brperl0.bitc._BRPE\r
+__IO_EXTENDED BRPERH0STR _brperh0;  \r
+#define BRPERH0 _brperh0.byte\r
+__IO_EXTENDED IF1CREQ0STR _if1creq0;  \r
+#define IF1CREQ0 _if1creq0.word\r
+#define IF1CREQ0_MSGN0 _if1creq0.bit._MSGN0\r
+#define IF1CREQ0_MSGN1 _if1creq0.bit._MSGN1\r
+#define IF1CREQ0_MSGN2 _if1creq0.bit._MSGN2\r
+#define IF1CREQ0_MSGN3 _if1creq0.bit._MSGN3\r
+#define IF1CREQ0_MSGN4 _if1creq0.bit._MSGN4\r
+#define IF1CREQ0_MSGN5 _if1creq0.bit._MSGN5\r
+#define IF1CREQ0_MSGN6 _if1creq0.bit._MSGN6\r
+#define IF1CREQ0_MSGN7 _if1creq0.bit._MSGN7\r
+#define IF1CREQ0_BUSY _if1creq0.bit._BUSY\r
+__IO_EXTENDED IF1CREQL0STR _if1creql0;  \r
+#define IF1CREQL0 _if1creql0.byte\r
+#define IF1CREQL0_MSGN0 _if1creql0.bit._MSGN0\r
+#define IF1CREQL0_MSGN1 _if1creql0.bit._MSGN1\r
+#define IF1CREQL0_MSGN2 _if1creql0.bit._MSGN2\r
+#define IF1CREQL0_MSGN3 _if1creql0.bit._MSGN3\r
+#define IF1CREQL0_MSGN4 _if1creql0.bit._MSGN4\r
+#define IF1CREQL0_MSGN5 _if1creql0.bit._MSGN5\r
+#define IF1CREQL0_MSGN6 _if1creql0.bit._MSGN6\r
+#define IF1CREQL0_MSGN7 _if1creql0.bit._MSGN7\r
+__IO_EXTENDED IF1CREQH0STR _if1creqh0;  \r
+#define IF1CREQH0 _if1creqh0.byte\r
+#define IF1CREQH0_BUSY _if1creqh0.bit._BUSY\r
+__IO_EXTENDED IF1CMSK0STR _if1cmsk0;  \r
+#define IF1CMSK0 _if1cmsk0.word\r
+#define IF1CMSK0_DATAB _if1cmsk0.bit._DATAB\r
+#define IF1CMSK0_DATAA _if1cmsk0.bit._DATAA\r
+#define IF1CMSK0_TXREQ _if1cmsk0.bit._TXREQ\r
+#define IF1CMSK0_CIP _if1cmsk0.bit._CIP\r
+#define IF1CMSK0_CONTROL _if1cmsk0.bit._CONTROL\r
+#define IF1CMSK0_ARB _if1cmsk0.bit._ARB\r
+#define IF1CMSK0_MASK _if1cmsk0.bit._MASK\r
+#define IF1CMSK0_WRRD _if1cmsk0.bit._WRRD\r
+__IO_EXTENDED IF1CMSKL0STR _if1cmskl0;  \r
+#define IF1CMSKL0 _if1cmskl0.byte\r
+#define IF1CMSKL0_DATAB _if1cmskl0.bit._DATAB\r
+#define IF1CMSKL0_DATAA _if1cmskl0.bit._DATAA\r
+#define IF1CMSKL0_TXREQ _if1cmskl0.bit._TXREQ\r
+#define IF1CMSKL0_CIP _if1cmskl0.bit._CIP\r
+#define IF1CMSKL0_CONTROL _if1cmskl0.bit._CONTROL\r
+#define IF1CMSKL0_ARB _if1cmskl0.bit._ARB\r
+#define IF1CMSKL0_MASK _if1cmskl0.bit._MASK\r
+#define IF1CMSKL0_WRRD _if1cmskl0.bit._WRRD\r
+__IO_EXTENDED IF1CMSKH0STR _if1cmskh0;  \r
+#define IF1CMSKH0 _if1cmskh0.byte\r
+__IO_EXTENDED IF1MSK0STR _if1msk0;  \r
+#define IF1MSK0 _if1msk0.lword\r
+#define IF1MSK0_MSK0 _if1msk0.bit._MSK0\r
+#define IF1MSK0_MSK1 _if1msk0.bit._MSK1\r
+#define IF1MSK0_MSK2 _if1msk0.bit._MSK2\r
+#define IF1MSK0_MSK3 _if1msk0.bit._MSK3\r
+#define IF1MSK0_MSK4 _if1msk0.bit._MSK4\r
+#define IF1MSK0_MSK5 _if1msk0.bit._MSK5\r
+#define IF1MSK0_MSK6 _if1msk0.bit._MSK6\r
+#define IF1MSK0_MSK7 _if1msk0.bit._MSK7\r
+#define IF1MSK0_MSK8 _if1msk0.bit._MSK8\r
+#define IF1MSK0_MSK9 _if1msk0.bit._MSK9\r
+#define IF1MSK0_MSK10 _if1msk0.bit._MSK10\r
+#define IF1MSK0_MSK11 _if1msk0.bit._MSK11\r
+#define IF1MSK0_MSK12 _if1msk0.bit._MSK12\r
+#define IF1MSK0_MSK13 _if1msk0.bit._MSK13\r
+#define IF1MSK0_MSK14 _if1msk0.bit._MSK14\r
+#define IF1MSK0_MSK15 _if1msk0.bit._MSK15\r
+#define IF1MSK0_MSK16 _if1msk0.bit._MSK16\r
+#define IF1MSK0_MSK17 _if1msk0.bit._MSK17\r
+#define IF1MSK0_MSK18 _if1msk0.bit._MSK18\r
+#define IF1MSK0_MSK19 _if1msk0.bit._MSK19\r
+#define IF1MSK0_MSK20 _if1msk0.bit._MSK20\r
+#define IF1MSK0_MSK21 _if1msk0.bit._MSK21\r
+#define IF1MSK0_MSK22 _if1msk0.bit._MSK22\r
+#define IF1MSK0_MSK23 _if1msk0.bit._MSK23\r
+#define IF1MSK0_MSK24 _if1msk0.bit._MSK24\r
+#define IF1MSK0_MSK25 _if1msk0.bit._MSK25\r
+#define IF1MSK0_MSK26 _if1msk0.bit._MSK26\r
+#define IF1MSK0_MSK27 _if1msk0.bit._MSK27\r
+#define IF1MSK0_MSK28 _if1msk0.bit._MSK28\r
+#define IF1MSK0_MDIR _if1msk0.bit._MDIR\r
+#define IF1MSK0_MXTD _if1msk0.bit._MXTD\r
+#define IF1MSK0_MSK _if1msk0.bitc._MSK\r
+__IO_EXTENDED IF1MSK10STR _if1msk10;  \r
+#define IF1MSK10 _if1msk10.word\r
+#define IF1MSK10_MSK0 _if1msk10.bit._MSK0\r
+#define IF1MSK10_MSK1 _if1msk10.bit._MSK1\r
+#define IF1MSK10_MSK2 _if1msk10.bit._MSK2\r
+#define IF1MSK10_MSK3 _if1msk10.bit._MSK3\r
+#define IF1MSK10_MSK4 _if1msk10.bit._MSK4\r
+#define IF1MSK10_MSK5 _if1msk10.bit._MSK5\r
+#define IF1MSK10_MSK6 _if1msk10.bit._MSK6\r
+#define IF1MSK10_MSK7 _if1msk10.bit._MSK7\r
+#define IF1MSK10_MSK8 _if1msk10.bit._MSK8\r
+#define IF1MSK10_MSK9 _if1msk10.bit._MSK9\r
+#define IF1MSK10_MSK10 _if1msk10.bit._MSK10\r
+#define IF1MSK10_MSK11 _if1msk10.bit._MSK11\r
+#define IF1MSK10_MSK12 _if1msk10.bit._MSK12\r
+#define IF1MSK10_MSK13 _if1msk10.bit._MSK13\r
+#define IF1MSK10_MSK14 _if1msk10.bit._MSK14\r
+#define IF1MSK10_MSK15 _if1msk10.bit._MSK15\r
+__IO_EXTENDED IF1MSK1L0STR _if1msk1l0;  \r
+#define IF1MSK1L0 _if1msk1l0.byte\r
+#define IF1MSK1L0_MSK0 _if1msk1l0.bit._MSK0\r
+#define IF1MSK1L0_MSK1 _if1msk1l0.bit._MSK1\r
+#define IF1MSK1L0_MSK2 _if1msk1l0.bit._MSK2\r
+#define IF1MSK1L0_MSK3 _if1msk1l0.bit._MSK3\r
+#define IF1MSK1L0_MSK4 _if1msk1l0.bit._MSK4\r
+#define IF1MSK1L0_MSK5 _if1msk1l0.bit._MSK5\r
+#define IF1MSK1L0_MSK6 _if1msk1l0.bit._MSK6\r
+#define IF1MSK1L0_MSK7 _if1msk1l0.bit._MSK7\r
+__IO_EXTENDED IF1MSK1H0STR _if1msk1h0;  \r
+#define IF1MSK1H0 _if1msk1h0.byte\r
+#define IF1MSK1H0_MSK8 _if1msk1h0.bit._MSK8\r
+#define IF1MSK1H0_MSK9 _if1msk1h0.bit._MSK9\r
+#define IF1MSK1H0_MSK10 _if1msk1h0.bit._MSK10\r
+#define IF1MSK1H0_MSK11 _if1msk1h0.bit._MSK11\r
+#define IF1MSK1H0_MSK12 _if1msk1h0.bit._MSK12\r
+#define IF1MSK1H0_MSK13 _if1msk1h0.bit._MSK13\r
+#define IF1MSK1H0_MSK14 _if1msk1h0.bit._MSK14\r
+#define IF1MSK1H0_MSK15 _if1msk1h0.bit._MSK15\r
+__IO_EXTENDED IF1MSK20STR _if1msk20;  \r
+#define IF1MSK20 _if1msk20.word\r
+#define IF1MSK20_MSK16 _if1msk20.bit._MSK16\r
+#define IF1MSK20_MSK17 _if1msk20.bit._MSK17\r
+#define IF1MSK20_MSK18 _if1msk20.bit._MSK18\r
+#define IF1MSK20_MSK19 _if1msk20.bit._MSK19\r
+#define IF1MSK20_MSK20 _if1msk20.bit._MSK20\r
+#define IF1MSK20_MSK21 _if1msk20.bit._MSK21\r
+#define IF1MSK20_MSK22 _if1msk20.bit._MSK22\r
+#define IF1MSK20_MSK23 _if1msk20.bit._MSK23\r
+#define IF1MSK20_MSK24 _if1msk20.bit._MSK24\r
+#define IF1MSK20_MSK25 _if1msk20.bit._MSK25\r
+#define IF1MSK20_MSK26 _if1msk20.bit._MSK26\r
+#define IF1MSK20_MSK27 _if1msk20.bit._MSK27\r
+#define IF1MSK20_MSK28 _if1msk20.bit._MSK28\r
+#define IF1MSK20_MDIR _if1msk20.bit._MDIR\r
+#define IF1MSK20_MXTD _if1msk20.bit._MXTD\r
+__IO_EXTENDED IF1MSK2L0STR _if1msk2l0;  \r
+#define IF1MSK2L0 _if1msk2l0.byte\r
+#define IF1MSK2L0_MSK16 _if1msk2l0.bit._MSK16\r
+#define IF1MSK2L0_MSK17 _if1msk2l0.bit._MSK17\r
+#define IF1MSK2L0_MSK18 _if1msk2l0.bit._MSK18\r
+#define IF1MSK2L0_MSK19 _if1msk2l0.bit._MSK19\r
+#define IF1MSK2L0_MSK20 _if1msk2l0.bit._MSK20\r
+#define IF1MSK2L0_MSK21 _if1msk2l0.bit._MSK21\r
+#define IF1MSK2L0_MSK22 _if1msk2l0.bit._MSK22\r
+#define IF1MSK2L0_MSK23 _if1msk2l0.bit._MSK23\r
+__IO_EXTENDED IF1MSK2H0STR _if1msk2h0;  \r
+#define IF1MSK2H0 _if1msk2h0.byte\r
+#define IF1MSK2H0_MSK24 _if1msk2h0.bit._MSK24\r
+#define IF1MSK2H0_MSK25 _if1msk2h0.bit._MSK25\r
+#define IF1MSK2H0_MSK26 _if1msk2h0.bit._MSK26\r
+#define IF1MSK2H0_MSK27 _if1msk2h0.bit._MSK27\r
+#define IF1MSK2H0_MSK28 _if1msk2h0.bit._MSK28\r
+#define IF1MSK2H0_MDIR _if1msk2h0.bit._MDIR\r
+#define IF1MSK2H0_MXTD _if1msk2h0.bit._MXTD\r
+__IO_EXTENDED IF1ARB0STR _if1arb0;  \r
+#define IF1ARB0 _if1arb0.lword\r
+#define IF1ARB0_ID0 _if1arb0.bit._ID0\r
+#define IF1ARB0_ID1 _if1arb0.bit._ID1\r
+#define IF1ARB0_ID2 _if1arb0.bit._ID2\r
+#define IF1ARB0_ID3 _if1arb0.bit._ID3\r
+#define IF1ARB0_ID4 _if1arb0.bit._ID4\r
+#define IF1ARB0_ID5 _if1arb0.bit._ID5\r
+#define IF1ARB0_ID6 _if1arb0.bit._ID6\r
+#define IF1ARB0_ID7 _if1arb0.bit._ID7\r
+#define IF1ARB0_ID8 _if1arb0.bit._ID8\r
+#define IF1ARB0_ID9 _if1arb0.bit._ID9\r
+#define IF1ARB0_ID10 _if1arb0.bit._ID10\r
+#define IF1ARB0_ID11 _if1arb0.bit._ID11\r
+#define IF1ARB0_ID12 _if1arb0.bit._ID12\r
+#define IF1ARB0_ID13 _if1arb0.bit._ID13\r
+#define IF1ARB0_ID14 _if1arb0.bit._ID14\r
+#define IF1ARB0_ID15 _if1arb0.bit._ID15\r
+#define IF1ARB0_ID16 _if1arb0.bit._ID16\r
+#define IF1ARB0_ID17 _if1arb0.bit._ID17\r
+#define IF1ARB0_ID18 _if1arb0.bit._ID18\r
+#define IF1ARB0_ID19 _if1arb0.bit._ID19\r
+#define IF1ARB0_ID20 _if1arb0.bit._ID20\r
+#define IF1ARB0_ID21 _if1arb0.bit._ID21\r
+#define IF1ARB0_ID22 _if1arb0.bit._ID22\r
+#define IF1ARB0_ID23 _if1arb0.bit._ID23\r
+#define IF1ARB0_ID24 _if1arb0.bit._ID24\r
+#define IF1ARB0_ID25 _if1arb0.bit._ID25\r
+#define IF1ARB0_ID26 _if1arb0.bit._ID26\r
+#define IF1ARB0_ID27 _if1arb0.bit._ID27\r
+#define IF1ARB0_ID28 _if1arb0.bit._ID28\r
+#define IF1ARB0_DIR _if1arb0.bit._DIR\r
+#define IF1ARB0_XTD _if1arb0.bit._XTD\r
+#define IF1ARB0_MSGVAL _if1arb0.bit._MSGVAL\r
+#define IF1ARB0_ID _if1arb0.bitc._ID\r
+__IO_EXTENDED IF1ARB10STR _if1arb10;  \r
+#define IF1ARB10 _if1arb10.word\r
+#define IF1ARB10_ID0 _if1arb10.bit._ID0\r
+#define IF1ARB10_ID1 _if1arb10.bit._ID1\r
+#define IF1ARB10_ID2 _if1arb10.bit._ID2\r
+#define IF1ARB10_ID3 _if1arb10.bit._ID3\r
+#define IF1ARB10_ID4 _if1arb10.bit._ID4\r
+#define IF1ARB10_ID5 _if1arb10.bit._ID5\r
+#define IF1ARB10_ID6 _if1arb10.bit._ID6\r
+#define IF1ARB10_ID7 _if1arb10.bit._ID7\r
+#define IF1ARB10_ID8 _if1arb10.bit._ID8\r
+#define IF1ARB10_ID9 _if1arb10.bit._ID9\r
+#define IF1ARB10_ID10 _if1arb10.bit._ID10\r
+#define IF1ARB10_ID11 _if1arb10.bit._ID11\r
+#define IF1ARB10_ID12 _if1arb10.bit._ID12\r
+#define IF1ARB10_ID13 _if1arb10.bit._ID13\r
+#define IF1ARB10_ID14 _if1arb10.bit._ID14\r
+#define IF1ARB10_ID15 _if1arb10.bit._ID15\r
+__IO_EXTENDED IF1ARB1L0STR _if1arb1l0;  \r
+#define IF1ARB1L0 _if1arb1l0.byte\r
+#define IF1ARB1L0_ID0 _if1arb1l0.bit._ID0\r
+#define IF1ARB1L0_ID1 _if1arb1l0.bit._ID1\r
+#define IF1ARB1L0_ID2 _if1arb1l0.bit._ID2\r
+#define IF1ARB1L0_ID3 _if1arb1l0.bit._ID3\r
+#define IF1ARB1L0_ID4 _if1arb1l0.bit._ID4\r
+#define IF1ARB1L0_ID5 _if1arb1l0.bit._ID5\r
+#define IF1ARB1L0_ID6 _if1arb1l0.bit._ID6\r
+#define IF1ARB1L0_ID7 _if1arb1l0.bit._ID7\r
+__IO_EXTENDED IF1ARB1H0STR _if1arb1h0;  \r
+#define IF1ARB1H0 _if1arb1h0.byte\r
+#define IF1ARB1H0_ID8 _if1arb1h0.bit._ID8\r
+#define IF1ARB1H0_ID9 _if1arb1h0.bit._ID9\r
+#define IF1ARB1H0_ID10 _if1arb1h0.bit._ID10\r
+#define IF1ARB1H0_ID11 _if1arb1h0.bit._ID11\r
+#define IF1ARB1H0_ID12 _if1arb1h0.bit._ID12\r
+#define IF1ARB1H0_ID13 _if1arb1h0.bit._ID13\r
+#define IF1ARB1H0_ID14 _if1arb1h0.bit._ID14\r
+#define IF1ARB1H0_ID15 _if1arb1h0.bit._ID15\r
+__IO_EXTENDED IF1ARB20STR _if1arb20;  \r
+#define IF1ARB20 _if1arb20.word\r
+#define IF1ARB20_ID16 _if1arb20.bit._ID16\r
+#define IF1ARB20_ID17 _if1arb20.bit._ID17\r
+#define IF1ARB20_ID18 _if1arb20.bit._ID18\r
+#define IF1ARB20_ID19 _if1arb20.bit._ID19\r
+#define IF1ARB20_ID20 _if1arb20.bit._ID20\r
+#define IF1ARB20_ID21 _if1arb20.bit._ID21\r
+#define IF1ARB20_ID22 _if1arb20.bit._ID22\r
+#define IF1ARB20_ID23 _if1arb20.bit._ID23\r
+#define IF1ARB20_ID24 _if1arb20.bit._ID24\r
+#define IF1ARB20_ID25 _if1arb20.bit._ID25\r
+#define IF1ARB20_ID26 _if1arb20.bit._ID26\r
+#define IF1ARB20_ID27 _if1arb20.bit._ID27\r
+#define IF1ARB20_ID28 _if1arb20.bit._ID28\r
+#define IF1ARB20_DIR _if1arb20.bit._DIR\r
+#define IF1ARB20_XTD _if1arb20.bit._XTD\r
+#define IF1ARB20_MSGVAL _if1arb20.bit._MSGVAL\r
+__IO_EXTENDED IF1ARB2L0STR _if1arb2l0;  \r
+#define IF1ARB2L0 _if1arb2l0.byte\r
+#define IF1ARB2L0_ID16 _if1arb2l0.bit._ID16\r
+#define IF1ARB2L0_ID17 _if1arb2l0.bit._ID17\r
+#define IF1ARB2L0_ID18 _if1arb2l0.bit._ID18\r
+#define IF1ARB2L0_ID19 _if1arb2l0.bit._ID19\r
+#define IF1ARB2L0_ID20 _if1arb2l0.bit._ID20\r
+#define IF1ARB2L0_ID21 _if1arb2l0.bit._ID21\r
+#define IF1ARB2L0_ID22 _if1arb2l0.bit._ID22\r
+#define IF1ARB2L0_ID23 _if1arb2l0.bit._ID23\r
+__IO_EXTENDED IF1ARB2H0STR _if1arb2h0;  \r
+#define IF1ARB2H0 _if1arb2h0.byte\r
+#define IF1ARB2H0_ID24 _if1arb2h0.bit._ID24\r
+#define IF1ARB2H0_ID25 _if1arb2h0.bit._ID25\r
+#define IF1ARB2H0_ID26 _if1arb2h0.bit._ID26\r
+#define IF1ARB2H0_ID27 _if1arb2h0.bit._ID27\r
+#define IF1ARB2H0_ID28 _if1arb2h0.bit._ID28\r
+#define IF1ARB2H0_DIR _if1arb2h0.bit._DIR\r
+#define IF1ARB2H0_XTD _if1arb2h0.bit._XTD\r
+#define IF1ARB2H0_MSGVAL _if1arb2h0.bit._MSGVAL\r
+__IO_EXTENDED IF1MCTR0STR _if1mctr0;  \r
+#define IF1MCTR0 _if1mctr0.word\r
+#define IF1MCTR0_DLC0 _if1mctr0.bit._DLC0\r
+#define IF1MCTR0_DLC1 _if1mctr0.bit._DLC1\r
+#define IF1MCTR0_DLC2 _if1mctr0.bit._DLC2\r
+#define IF1MCTR0_DLC3 _if1mctr0.bit._DLC3\r
+#define IF1MCTR0_EOB _if1mctr0.bit._EOB\r
+#define IF1MCTR0_TXRQST _if1mctr0.bit._TXRQST\r
+#define IF1MCTR0_RMTEN _if1mctr0.bit._RMTEN\r
+#define IF1MCTR0_RXIE _if1mctr0.bit._RXIE\r
+#define IF1MCTR0_TXIE _if1mctr0.bit._TXIE\r
+#define IF1MCTR0_UMASK _if1mctr0.bit._UMASK\r
+#define IF1MCTR0_INTPND _if1mctr0.bit._INTPND\r
+#define IF1MCTR0_MSGLST _if1mctr0.bit._MSGLST\r
+#define IF1MCTR0_NEWDAT _if1mctr0.bit._NEWDAT\r
+#define IF1MCTR0_DLC _if1mctr0.bitc._DLC\r
+__IO_EXTENDED IF1MCTRL0STR _if1mctrl0;  \r
+#define IF1MCTRL0 _if1mctrl0.byte\r
+#define IF1MCTRL0_DLC0 _if1mctrl0.bit._DLC0\r
+#define IF1MCTRL0_DLC1 _if1mctrl0.bit._DLC1\r
+#define IF1MCTRL0_DLC2 _if1mctrl0.bit._DLC2\r
+#define IF1MCTRL0_DLC3 _if1mctrl0.bit._DLC3\r
+#define IF1MCTRL0_EOB _if1mctrl0.bit._EOB\r
+#define IF1MCTRL0_DLC _if1mctrl0.bitc._DLC\r
+__IO_EXTENDED IF1MCTRH0STR _if1mctrh0;  \r
+#define IF1MCTRH0 _if1mctrh0.byte\r
+#define IF1MCTRH0_TXRQST _if1mctrh0.bit._TXRQST\r
+#define IF1MCTRH0_RMTEN _if1mctrh0.bit._RMTEN\r
+#define IF1MCTRH0_RXIE _if1mctrh0.bit._RXIE\r
+#define IF1MCTRH0_TXIE _if1mctrh0.bit._TXIE\r
+#define IF1MCTRH0_UMASK _if1mctrh0.bit._UMASK\r
+#define IF1MCTRH0_INTPND _if1mctrh0.bit._INTPND\r
+#define IF1MCTRH0_MSGLST _if1mctrh0.bit._MSGLST\r
+#define IF1MCTRH0_NEWDAT _if1mctrh0.bit._NEWDAT\r
+__IO_EXTENDED IF1DTA0STR _if1dta0;  \r
+#define IF1DTA0 _if1dta0.lword\r
+__IO_EXTENDED IF1DTA10STR _if1dta10;  \r
+#define IF1DTA10 _if1dta10.word\r
+__IO_EXTENDED IF1DTA1L0STR _if1dta1l0;  \r
+#define IF1DTA1L0 _if1dta1l0.byte\r
+__IO_EXTENDED IF1DTA1H0STR _if1dta1h0;  \r
+#define IF1DTA1H0 _if1dta1h0.byte\r
+__IO_EXTENDED IF1DTA20STR _if1dta20;  \r
+#define IF1DTA20 _if1dta20.word\r
+__IO_EXTENDED IF1DTA2L0STR _if1dta2l0;  \r
+#define IF1DTA2L0 _if1dta2l0.byte\r
+__IO_EXTENDED IF1DTA2H0STR _if1dta2h0;  \r
+#define IF1DTA2H0 _if1dta2h0.byte\r
+__IO_EXTENDED IF1DTB0STR _if1dtb0;  \r
+#define IF1DTB0 _if1dtb0.lword\r
+__IO_EXTENDED IF1DTB10STR _if1dtb10;  \r
+#define IF1DTB10 _if1dtb10.word\r
+__IO_EXTENDED IF1DTB1L0STR _if1dtb1l0;  \r
+#define IF1DTB1L0 _if1dtb1l0.byte\r
+__IO_EXTENDED IF1DTB1H0STR _if1dtb1h0;  \r
+#define IF1DTB1H0 _if1dtb1h0.byte\r
+__IO_EXTENDED IF1DTB20STR _if1dtb20;  \r
+#define IF1DTB20 _if1dtb20.word\r
+__IO_EXTENDED IF1DTB2L0STR _if1dtb2l0;  \r
+#define IF1DTB2L0 _if1dtb2l0.byte\r
+__IO_EXTENDED IF1DTB2H0STR _if1dtb2h0;  \r
+#define IF1DTB2H0 _if1dtb2h0.byte\r
+__IO_EXTENDED IF2CREQ0STR _if2creq0;  \r
+#define IF2CREQ0 _if2creq0.word\r
+#define IF2CREQ0_MSGN0 _if2creq0.bit._MSGN0\r
+#define IF2CREQ0_MSGN1 _if2creq0.bit._MSGN1\r
+#define IF2CREQ0_MSGN2 _if2creq0.bit._MSGN2\r
+#define IF2CREQ0_MSGN3 _if2creq0.bit._MSGN3\r
+#define IF2CREQ0_MSGN4 _if2creq0.bit._MSGN4\r
+#define IF2CREQ0_MSGN5 _if2creq0.bit._MSGN5\r
+#define IF2CREQ0_MSGN6 _if2creq0.bit._MSGN6\r
+#define IF2CREQ0_MSGN7 _if2creq0.bit._MSGN7\r
+#define IF2CREQ0_BUSY _if2creq0.bit._BUSY\r
+__IO_EXTENDED IF2CREQL0STR _if2creql0;  \r
+#define IF2CREQL0 _if2creql0.byte\r
+#define IF2CREQL0_MSGN0 _if2creql0.bit._MSGN0\r
+#define IF2CREQL0_MSGN1 _if2creql0.bit._MSGN1\r
+#define IF2CREQL0_MSGN2 _if2creql0.bit._MSGN2\r
+#define IF2CREQL0_MSGN3 _if2creql0.bit._MSGN3\r
+#define IF2CREQL0_MSGN4 _if2creql0.bit._MSGN4\r
+#define IF2CREQL0_MSGN5 _if2creql0.bit._MSGN5\r
+#define IF2CREQL0_MSGN6 _if2creql0.bit._MSGN6\r
+#define IF2CREQL0_MSGN7 _if2creql0.bit._MSGN7\r
+__IO_EXTENDED IF2CREQH0STR _if2creqh0;  \r
+#define IF2CREQH0 _if2creqh0.byte\r
+#define IF2CREQH0_BUSY _if2creqh0.bit._BUSY\r
+__IO_EXTENDED IF2CMSK0STR _if2cmsk0;  \r
+#define IF2CMSK0 _if2cmsk0.word\r
+#define IF2CMSK0_DATAB _if2cmsk0.bit._DATAB\r
+#define IF2CMSK0_DATAA _if2cmsk0.bit._DATAA\r
+#define IF2CMSK0_TXREQ _if2cmsk0.bit._TXREQ\r
+#define IF2CMSK0_CIP _if2cmsk0.bit._CIP\r
+#define IF2CMSK0_CONTROL _if2cmsk0.bit._CONTROL\r
+#define IF2CMSK0_ARB _if2cmsk0.bit._ARB\r
+#define IF2CMSK0_MASK _if2cmsk0.bit._MASK\r
+#define IF2CMSK0_WRRD _if2cmsk0.bit._WRRD\r
+__IO_EXTENDED IF2CMSKL0STR _if2cmskl0;  \r
+#define IF2CMSKL0 _if2cmskl0.byte\r
+#define IF2CMSKL0_DATAB _if2cmskl0.bit._DATAB\r
+#define IF2CMSKL0_DATAA _if2cmskl0.bit._DATAA\r
+#define IF2CMSKL0_TXREQ _if2cmskl0.bit._TXREQ\r
+#define IF2CMSKL0_CIP _if2cmskl0.bit._CIP\r
+#define IF2CMSKL0_CONTROL _if2cmskl0.bit._CONTROL\r
+#define IF2CMSKL0_ARB _if2cmskl0.bit._ARB\r
+#define IF2CMSKL0_MASK _if2cmskl0.bit._MASK\r
+#define IF2CMSKL0_WRRD _if2cmskl0.bit._WRRD\r
+__IO_EXTENDED IF2CMSKH0STR _if2cmskh0;  \r
+#define IF2CMSKH0 _if2cmskh0.byte\r
+__IO_EXTENDED IF2MSK0STR _if2msk0;  \r
+#define IF2MSK0 _if2msk0.lword\r
+#define IF2MSK0_MSK0 _if2msk0.bit._MSK0\r
+#define IF2MSK0_MSK1 _if2msk0.bit._MSK1\r
+#define IF2MSK0_MSK2 _if2msk0.bit._MSK2\r
+#define IF2MSK0_MSK3 _if2msk0.bit._MSK3\r
+#define IF2MSK0_MSK4 _if2msk0.bit._MSK4\r
+#define IF2MSK0_MSK5 _if2msk0.bit._MSK5\r
+#define IF2MSK0_MSK6 _if2msk0.bit._MSK6\r
+#define IF2MSK0_MSK7 _if2msk0.bit._MSK7\r
+#define IF2MSK0_MSK8 _if2msk0.bit._MSK8\r
+#define IF2MSK0_MSK9 _if2msk0.bit._MSK9\r
+#define IF2MSK0_MSK10 _if2msk0.bit._MSK10\r
+#define IF2MSK0_MSK11 _if2msk0.bit._MSK11\r
+#define IF2MSK0_MSK12 _if2msk0.bit._MSK12\r
+#define IF2MSK0_MSK13 _if2msk0.bit._MSK13\r
+#define IF2MSK0_MSK14 _if2msk0.bit._MSK14\r
+#define IF2MSK0_MSK15 _if2msk0.bit._MSK15\r
+#define IF2MSK0_MSK16 _if2msk0.bit._MSK16\r
+#define IF2MSK0_MSK17 _if2msk0.bit._MSK17\r
+#define IF2MSK0_MSK18 _if2msk0.bit._MSK18\r
+#define IF2MSK0_MSK19 _if2msk0.bit._MSK19\r
+#define IF2MSK0_MSK20 _if2msk0.bit._MSK20\r
+#define IF2MSK0_MSK21 _if2msk0.bit._MSK21\r
+#define IF2MSK0_MSK22 _if2msk0.bit._MSK22\r
+#define IF2MSK0_MSK23 _if2msk0.bit._MSK23\r
+#define IF2MSK0_MSK24 _if2msk0.bit._MSK24\r
+#define IF2MSK0_MSK25 _if2msk0.bit._MSK25\r
+#define IF2MSK0_MSK26 _if2msk0.bit._MSK26\r
+#define IF2MSK0_MSK27 _if2msk0.bit._MSK27\r
+#define IF2MSK0_MSK28 _if2msk0.bit._MSK28\r
+#define IF2MSK0_MDIR _if2msk0.bit._MDIR\r
+#define IF2MSK0_MXTD _if2msk0.bit._MXTD\r
+#define IF2MSK0_MSK _if2msk0.bitc._MSK\r
+__IO_EXTENDED IF2MSK10STR _if2msk10;  \r
+#define IF2MSK10 _if2msk10.word\r
+#define IF2MSK10_MSK0 _if2msk10.bit._MSK0\r
+#define IF2MSK10_MSK1 _if2msk10.bit._MSK1\r
+#define IF2MSK10_MSK2 _if2msk10.bit._MSK2\r
+#define IF2MSK10_MSK3 _if2msk10.bit._MSK3\r
+#define IF2MSK10_MSK4 _if2msk10.bit._MSK4\r
+#define IF2MSK10_MSK5 _if2msk10.bit._MSK5\r
+#define IF2MSK10_MSK6 _if2msk10.bit._MSK6\r
+#define IF2MSK10_MSK7 _if2msk10.bit._MSK7\r
+#define IF2MSK10_MSK8 _if2msk10.bit._MSK8\r
+#define IF2MSK10_MSK9 _if2msk10.bit._MSK9\r
+#define IF2MSK10_MSK10 _if2msk10.bit._MSK10\r
+#define IF2MSK10_MSK11 _if2msk10.bit._MSK11\r
+#define IF2MSK10_MSK12 _if2msk10.bit._MSK12\r
+#define IF2MSK10_MSK13 _if2msk10.bit._MSK13\r
+#define IF2MSK10_MSK14 _if2msk10.bit._MSK14\r
+#define IF2MSK10_MSK15 _if2msk10.bit._MSK15\r
+__IO_EXTENDED IF2MSK1L0STR _if2msk1l0;  \r
+#define IF2MSK1L0 _if2msk1l0.byte\r
+#define IF2MSK1L0_MSK0 _if2msk1l0.bit._MSK0\r
+#define IF2MSK1L0_MSK1 _if2msk1l0.bit._MSK1\r
+#define IF2MSK1L0_MSK2 _if2msk1l0.bit._MSK2\r
+#define IF2MSK1L0_MSK3 _if2msk1l0.bit._MSK3\r
+#define IF2MSK1L0_MSK4 _if2msk1l0.bit._MSK4\r
+#define IF2MSK1L0_MSK5 _if2msk1l0.bit._MSK5\r
+#define IF2MSK1L0_MSK6 _if2msk1l0.bit._MSK6\r
+#define IF2MSK1L0_MSK7 _if2msk1l0.bit._MSK7\r
+__IO_EXTENDED IF2MSK1H0STR _if2msk1h0;  \r
+#define IF2MSK1H0 _if2msk1h0.byte\r
+#define IF2MSK1H0_MSK8 _if2msk1h0.bit._MSK8\r
+#define IF2MSK1H0_MSK9 _if2msk1h0.bit._MSK9\r
+#define IF2MSK1H0_MSK10 _if2msk1h0.bit._MSK10\r
+#define IF2MSK1H0_MSK11 _if2msk1h0.bit._MSK11\r
+#define IF2MSK1H0_MSK12 _if2msk1h0.bit._MSK12\r
+#define IF2MSK1H0_MSK13 _if2msk1h0.bit._MSK13\r
+#define IF2MSK1H0_MSK14 _if2msk1h0.bit._MSK14\r
+#define IF2MSK1H0_MSK15 _if2msk1h0.bit._MSK15\r
+__IO_EXTENDED IF2MSK20STR _if2msk20;  \r
+#define IF2MSK20 _if2msk20.word\r
+#define IF2MSK20_MSK16 _if2msk20.bit._MSK16\r
+#define IF2MSK20_MSK17 _if2msk20.bit._MSK17\r
+#define IF2MSK20_MSK18 _if2msk20.bit._MSK18\r
+#define IF2MSK20_MSK19 _if2msk20.bit._MSK19\r
+#define IF2MSK20_MSK20 _if2msk20.bit._MSK20\r
+#define IF2MSK20_MSK21 _if2msk20.bit._MSK21\r
+#define IF2MSK20_MSK22 _if2msk20.bit._MSK22\r
+#define IF2MSK20_MSK23 _if2msk20.bit._MSK23\r
+#define IF2MSK20_MSK24 _if2msk20.bit._MSK24\r
+#define IF2MSK20_MSK25 _if2msk20.bit._MSK25\r
+#define IF2MSK20_MSK26 _if2msk20.bit._MSK26\r
+#define IF2MSK20_MSK27 _if2msk20.bit._MSK27\r
+#define IF2MSK20_MSK28 _if2msk20.bit._MSK28\r
+#define IF2MSK20_MDIR _if2msk20.bit._MDIR\r
+#define IF2MSK20_MXTD _if2msk20.bit._MXTD\r
+__IO_EXTENDED IF2MSK2L0STR _if2msk2l0;  \r
+#define IF2MSK2L0 _if2msk2l0.byte\r
+#define IF2MSK2L0_MSK16 _if2msk2l0.bit._MSK16\r
+#define IF2MSK2L0_MSK17 _if2msk2l0.bit._MSK17\r
+#define IF2MSK2L0_MSK18 _if2msk2l0.bit._MSK18\r
+#define IF2MSK2L0_MSK19 _if2msk2l0.bit._MSK19\r
+#define IF2MSK2L0_MSK20 _if2msk2l0.bit._MSK20\r
+#define IF2MSK2L0_MSK21 _if2msk2l0.bit._MSK21\r
+#define IF2MSK2L0_MSK22 _if2msk2l0.bit._MSK22\r
+#define IF2MSK2L0_MSK23 _if2msk2l0.bit._MSK23\r
+__IO_EXTENDED IF2MSK2H0STR _if2msk2h0;  \r
+#define IF2MSK2H0 _if2msk2h0.byte\r
+#define IF2MSK2H0_MSK24 _if2msk2h0.bit._MSK24\r
+#define IF2MSK2H0_MSK25 _if2msk2h0.bit._MSK25\r
+#define IF2MSK2H0_MSK26 _if2msk2h0.bit._MSK26\r
+#define IF2MSK2H0_MSK27 _if2msk2h0.bit._MSK27\r
+#define IF2MSK2H0_MSK28 _if2msk2h0.bit._MSK28\r
+#define IF2MSK2H0_MDIR _if2msk2h0.bit._MDIR\r
+#define IF2MSK2H0_MXTD _if2msk2h0.bit._MXTD\r
+__IO_EXTENDED IF2ARB0STR _if2arb0;  \r
+#define IF2ARB0 _if2arb0.lword\r
+#define IF2ARB0_ID0 _if2arb0.bit._ID0\r
+#define IF2ARB0_ID1 _if2arb0.bit._ID1\r
+#define IF2ARB0_ID2 _if2arb0.bit._ID2\r
+#define IF2ARB0_ID3 _if2arb0.bit._ID3\r
+#define IF2ARB0_ID4 _if2arb0.bit._ID4\r
+#define IF2ARB0_ID5 _if2arb0.bit._ID5\r
+#define IF2ARB0_ID6 _if2arb0.bit._ID6\r
+#define IF2ARB0_ID7 _if2arb0.bit._ID7\r
+#define IF2ARB0_ID8 _if2arb0.bit._ID8\r
+#define IF2ARB0_ID9 _if2arb0.bit._ID9\r
+#define IF2ARB0_ID10 _if2arb0.bit._ID10\r
+#define IF2ARB0_ID11 _if2arb0.bit._ID11\r
+#define IF2ARB0_ID12 _if2arb0.bit._ID12\r
+#define IF2ARB0_ID13 _if2arb0.bit._ID13\r
+#define IF2ARB0_ID14 _if2arb0.bit._ID14\r
+#define IF2ARB0_ID15 _if2arb0.bit._ID15\r
+#define IF2ARB0_ID16 _if2arb0.bit._ID16\r
+#define IF2ARB0_ID17 _if2arb0.bit._ID17\r
+#define IF2ARB0_ID18 _if2arb0.bit._ID18\r
+#define IF2ARB0_ID19 _if2arb0.bit._ID19\r
+#define IF2ARB0_ID20 _if2arb0.bit._ID20\r
+#define IF2ARB0_ID21 _if2arb0.bit._ID21\r
+#define IF2ARB0_ID22 _if2arb0.bit._ID22\r
+#define IF2ARB0_ID23 _if2arb0.bit._ID23\r
+#define IF2ARB0_ID24 _if2arb0.bit._ID24\r
+#define IF2ARB0_ID25 _if2arb0.bit._ID25\r
+#define IF2ARB0_ID26 _if2arb0.bit._ID26\r
+#define IF2ARB0_ID27 _if2arb0.bit._ID27\r
+#define IF2ARB0_ID28 _if2arb0.bit._ID28\r
+#define IF2ARB0_DIR _if2arb0.bit._DIR\r
+#define IF2ARB0_XTD _if2arb0.bit._XTD\r
+#define IF2ARB0_MSGVAL _if2arb0.bit._MSGVAL\r
+#define IF2ARB0_ID _if2arb0.bitc._ID\r
+__IO_EXTENDED IF2ARB10STR _if2arb10;  \r
+#define IF2ARB10 _if2arb10.word\r
+#define IF2ARB10_ID0 _if2arb10.bit._ID0\r
+#define IF2ARB10_ID1 _if2arb10.bit._ID1\r
+#define IF2ARB10_ID2 _if2arb10.bit._ID2\r
+#define IF2ARB10_ID3 _if2arb10.bit._ID3\r
+#define IF2ARB10_ID4 _if2arb10.bit._ID4\r
+#define IF2ARB10_ID5 _if2arb10.bit._ID5\r
+#define IF2ARB10_ID6 _if2arb10.bit._ID6\r
+#define IF2ARB10_ID7 _if2arb10.bit._ID7\r
+#define IF2ARB10_ID8 _if2arb10.bit._ID8\r
+#define IF2ARB10_ID9 _if2arb10.bit._ID9\r
+#define IF2ARB10_ID10 _if2arb10.bit._ID10\r
+#define IF2ARB10_ID11 _if2arb10.bit._ID11\r
+#define IF2ARB10_ID12 _if2arb10.bit._ID12\r
+#define IF2ARB10_ID13 _if2arb10.bit._ID13\r
+#define IF2ARB10_ID14 _if2arb10.bit._ID14\r
+#define IF2ARB10_ID15 _if2arb10.bit._ID15\r
+__IO_EXTENDED IF2ARB1L0STR _if2arb1l0;  \r
+#define IF2ARB1L0 _if2arb1l0.byte\r
+#define IF2ARB1L0_ID0 _if2arb1l0.bit._ID0\r
+#define IF2ARB1L0_ID1 _if2arb1l0.bit._ID1\r
+#define IF2ARB1L0_ID2 _if2arb1l0.bit._ID2\r
+#define IF2ARB1L0_ID3 _if2arb1l0.bit._ID3\r
+#define IF2ARB1L0_ID4 _if2arb1l0.bit._ID4\r
+#define IF2ARB1L0_ID5 _if2arb1l0.bit._ID5\r
+#define IF2ARB1L0_ID6 _if2arb1l0.bit._ID6\r
+#define IF2ARB1L0_ID7 _if2arb1l0.bit._ID7\r
+__IO_EXTENDED IF2ARB1H0STR _if2arb1h0;  \r
+#define IF2ARB1H0 _if2arb1h0.byte\r
+#define IF2ARB1H0_ID8 _if2arb1h0.bit._ID8\r
+#define IF2ARB1H0_ID9 _if2arb1h0.bit._ID9\r
+#define IF2ARB1H0_ID10 _if2arb1h0.bit._ID10\r
+#define IF2ARB1H0_ID11 _if2arb1h0.bit._ID11\r
+#define IF2ARB1H0_ID12 _if2arb1h0.bit._ID12\r
+#define IF2ARB1H0_ID13 _if2arb1h0.bit._ID13\r
+#define IF2ARB1H0_ID14 _if2arb1h0.bit._ID14\r
+#define IF2ARB1H0_ID15 _if2arb1h0.bit._ID15\r
+__IO_EXTENDED IF2ARB20STR _if2arb20;  \r
+#define IF2ARB20 _if2arb20.word\r
+#define IF2ARB20_ID16 _if2arb20.bit._ID16\r
+#define IF2ARB20_ID17 _if2arb20.bit._ID17\r
+#define IF2ARB20_ID18 _if2arb20.bit._ID18\r
+#define IF2ARB20_ID19 _if2arb20.bit._ID19\r
+#define IF2ARB20_ID20 _if2arb20.bit._ID20\r
+#define IF2ARB20_ID21 _if2arb20.bit._ID21\r
+#define IF2ARB20_ID22 _if2arb20.bit._ID22\r
+#define IF2ARB20_ID23 _if2arb20.bit._ID23\r
+#define IF2ARB20_ID24 _if2arb20.bit._ID24\r
+#define IF2ARB20_ID25 _if2arb20.bit._ID25\r
+#define IF2ARB20_ID26 _if2arb20.bit._ID26\r
+#define IF2ARB20_ID27 _if2arb20.bit._ID27\r
+#define IF2ARB20_ID28 _if2arb20.bit._ID28\r
+#define IF2ARB20_DIR _if2arb20.bit._DIR\r
+#define IF2ARB20_XTD _if2arb20.bit._XTD\r
+#define IF2ARB20_MSGVAL _if2arb20.bit._MSGVAL\r
+__IO_EXTENDED IF2ARB2L0STR _if2arb2l0;  \r
+#define IF2ARB2L0 _if2arb2l0.byte\r
+#define IF2ARB2L0_ID16 _if2arb2l0.bit._ID16\r
+#define IF2ARB2L0_ID17 _if2arb2l0.bit._ID17\r
+#define IF2ARB2L0_ID18 _if2arb2l0.bit._ID18\r
+#define IF2ARB2L0_ID19 _if2arb2l0.bit._ID19\r
+#define IF2ARB2L0_ID20 _if2arb2l0.bit._ID20\r
+#define IF2ARB2L0_ID21 _if2arb2l0.bit._ID21\r
+#define IF2ARB2L0_ID22 _if2arb2l0.bit._ID22\r
+#define IF2ARB2L0_ID23 _if2arb2l0.bit._ID23\r
+__IO_EXTENDED IF2ARB2H0STR _if2arb2h0;  \r
+#define IF2ARB2H0 _if2arb2h0.byte\r
+#define IF2ARB2H0_ID24 _if2arb2h0.bit._ID24\r
+#define IF2ARB2H0_ID25 _if2arb2h0.bit._ID25\r
+#define IF2ARB2H0_ID26 _if2arb2h0.bit._ID26\r
+#define IF2ARB2H0_ID27 _if2arb2h0.bit._ID27\r
+#define IF2ARB2H0_ID28 _if2arb2h0.bit._ID28\r
+#define IF2ARB2H0_DIR _if2arb2h0.bit._DIR\r
+#define IF2ARB2H0_XTD _if2arb2h0.bit._XTD\r
+#define IF2ARB2H0_MSGVAL _if2arb2h0.bit._MSGVAL\r
+__IO_EXTENDED IF2MCTR0STR _if2mctr0;  \r
+#define IF2MCTR0 _if2mctr0.word\r
+#define IF2MCTR0_DLC0 _if2mctr0.bit._DLC0\r
+#define IF2MCTR0_DLC1 _if2mctr0.bit._DLC1\r
+#define IF2MCTR0_DLC2 _if2mctr0.bit._DLC2\r
+#define IF2MCTR0_DLC3 _if2mctr0.bit._DLC3\r
+#define IF2MCTR0_EOB _if2mctr0.bit._EOB\r
+#define IF2MCTR0_TXRQST _if2mctr0.bit._TXRQST\r
+#define IF2MCTR0_RMTEN _if2mctr0.bit._RMTEN\r
+#define IF2MCTR0_RXIE _if2mctr0.bit._RXIE\r
+#define IF2MCTR0_TXIE _if2mctr0.bit._TXIE\r
+#define IF2MCTR0_UMASK _if2mctr0.bit._UMASK\r
+#define IF2MCTR0_INTPND _if2mctr0.bit._INTPND\r
+#define IF2MCTR0_MSGLST _if2mctr0.bit._MSGLST\r
+#define IF2MCTR0_NEWDAT _if2mctr0.bit._NEWDAT\r
+#define IF2MCTR0_DLC _if2mctr0.bitc._DLC\r
+__IO_EXTENDED IF2MCTRL0STR _if2mctrl0;  \r
+#define IF2MCTRL0 _if2mctrl0.byte\r
+#define IF2MCTRL0_DLC0 _if2mctrl0.bit._DLC0\r
+#define IF2MCTRL0_DLC1 _if2mctrl0.bit._DLC1\r
+#define IF2MCTRL0_DLC2 _if2mctrl0.bit._DLC2\r
+#define IF2MCTRL0_DLC3 _if2mctrl0.bit._DLC3\r
+#define IF2MCTRL0_EOB _if2mctrl0.bit._EOB\r
+#define IF2MCTRL0_DLC _if2mctrl0.bitc._DLC\r
+__IO_EXTENDED IF2MCTRH0STR _if2mctrh0;  \r
+#define IF2MCTRH0 _if2mctrh0.byte\r
+#define IF2MCTRH0_TXRQST _if2mctrh0.bit._TXRQST\r
+#define IF2MCTRH0_RMTEN _if2mctrh0.bit._RMTEN\r
+#define IF2MCTRH0_RXIE _if2mctrh0.bit._RXIE\r
+#define IF2MCTRH0_TXIE _if2mctrh0.bit._TXIE\r
+#define IF2MCTRH0_UMASK _if2mctrh0.bit._UMASK\r
+#define IF2MCTRH0_INTPND _if2mctrh0.bit._INTPND\r
+#define IF2MCTRH0_MSGLST _if2mctrh0.bit._MSGLST\r
+#define IF2MCTRH0_NEWDAT _if2mctrh0.bit._NEWDAT\r
+__IO_EXTENDED IF2DTA0STR _if2dta0;  \r
+#define IF2DTA0 _if2dta0.lword\r
+__IO_EXTENDED IF2DTA10STR _if2dta10;  \r
+#define IF2DTA10 _if2dta10.word\r
+__IO_EXTENDED IF2DTA1L0STR _if2dta1l0;  \r
+#define IF2DTA1L0 _if2dta1l0.byte\r
+__IO_EXTENDED IF2DTA1H0STR _if2dta1h0;  \r
+#define IF2DTA1H0 _if2dta1h0.byte\r
+__IO_EXTENDED IF2DTA20STR _if2dta20;  \r
+#define IF2DTA20 _if2dta20.word\r
+__IO_EXTENDED IF2DTA2L0STR _if2dta2l0;  \r
+#define IF2DTA2L0 _if2dta2l0.byte\r
+__IO_EXTENDED IF2DTA2H0STR _if2dta2h0;  \r
+#define IF2DTA2H0 _if2dta2h0.byte\r
+__IO_EXTENDED IF2DTB0STR _if2dtb0;  \r
+#define IF2DTB0 _if2dtb0.lword\r
+__IO_EXTENDED IF2DTB10STR _if2dtb10;  \r
+#define IF2DTB10 _if2dtb10.word\r
+__IO_EXTENDED IF2DTB1L0STR _if2dtb1l0;  \r
+#define IF2DTB1L0 _if2dtb1l0.byte\r
+__IO_EXTENDED IF2DTB1H0STR _if2dtb1h0;  \r
+#define IF2DTB1H0 _if2dtb1h0.byte\r
+__IO_EXTENDED IF2DTB20STR _if2dtb20;  \r
+#define IF2DTB20 _if2dtb20.word\r
+__IO_EXTENDED IF2DTB2L0STR _if2dtb2l0;  \r
+#define IF2DTB2L0 _if2dtb2l0.byte\r
+__IO_EXTENDED IF2DTB2H0STR _if2dtb2h0;  \r
+#define IF2DTB2H0 _if2dtb2h0.byte\r
+__IO_EXTENDED TREQR0STR _treqr0;  \r
+#define TREQR0 _treqr0.lword\r
+#define TREQR0_TXRQST1 _treqr0.bit._TXRQST1\r
+#define TREQR0_TXRQST2 _treqr0.bit._TXRQST2\r
+#define TREQR0_TXRQST3 _treqr0.bit._TXRQST3\r
+#define TREQR0_TXRQST4 _treqr0.bit._TXRQST4\r
+#define TREQR0_TXRQST5 _treqr0.bit._TXRQST5\r
+#define TREQR0_TXRQST6 _treqr0.bit._TXRQST6\r
+#define TREQR0_TXRQST7 _treqr0.bit._TXRQST7\r
+#define TREQR0_TXRQST8 _treqr0.bit._TXRQST8\r
+#define TREQR0_TXRQST9 _treqr0.bit._TXRQST9\r
+#define TREQR0_TXRQST10 _treqr0.bit._TXRQST10\r
+#define TREQR0_TXRQST11 _treqr0.bit._TXRQST11\r
+#define TREQR0_TXRQST12 _treqr0.bit._TXRQST12\r
+#define TREQR0_TXRQST13 _treqr0.bit._TXRQST13\r
+#define TREQR0_TXRQST14 _treqr0.bit._TXRQST14\r
+#define TREQR0_TXRQST15 _treqr0.bit._TXRQST15\r
+#define TREQR0_TXRQST16 _treqr0.bit._TXRQST16\r
+#define TREQR0_TXRQST17 _treqr0.bit._TXRQST17\r
+#define TREQR0_TXRQST18 _treqr0.bit._TXRQST18\r
+#define TREQR0_TXRQST19 _treqr0.bit._TXRQST19\r
+#define TREQR0_TXRQST20 _treqr0.bit._TXRQST20\r
+#define TREQR0_TXRQST21 _treqr0.bit._TXRQST21\r
+#define TREQR0_TXRQST22 _treqr0.bit._TXRQST22\r
+#define TREQR0_TXRQST23 _treqr0.bit._TXRQST23\r
+#define TREQR0_TXRQST24 _treqr0.bit._TXRQST24\r
+#define TREQR0_TXRQST25 _treqr0.bit._TXRQST25\r
+#define TREQR0_TXRQST26 _treqr0.bit._TXRQST26\r
+#define TREQR0_TXRQST27 _treqr0.bit._TXRQST27\r
+#define TREQR0_TXRQST28 _treqr0.bit._TXRQST28\r
+#define TREQR0_TXRQST29 _treqr0.bit._TXRQST29\r
+#define TREQR0_TXRQST30 _treqr0.bit._TXRQST30\r
+#define TREQR0_TXRQST31 _treqr0.bit._TXRQST31\r
+#define TREQR0_TXRQST32 _treqr0.bit._TXRQST32\r
+#define TREQR0_TXRQST _treqr0.bitc._TXRQST\r
+__IO_EXTENDED TREQR10STR _treqr10;  \r
+#define TREQR10 _treqr10.word\r
+#define TREQR10_TXRQST1 _treqr10.bit._TXRQST1\r
+#define TREQR10_TXRQST2 _treqr10.bit._TXRQST2\r
+#define TREQR10_TXRQST3 _treqr10.bit._TXRQST3\r
+#define TREQR10_TXRQST4 _treqr10.bit._TXRQST4\r
+#define TREQR10_TXRQST5 _treqr10.bit._TXRQST5\r
+#define TREQR10_TXRQST6 _treqr10.bit._TXRQST6\r
+#define TREQR10_TXRQST7 _treqr10.bit._TXRQST7\r
+#define TREQR10_TXRQST8 _treqr10.bit._TXRQST8\r
+#define TREQR10_TXRQST9 _treqr10.bit._TXRQST9\r
+#define TREQR10_TXRQST10 _treqr10.bit._TXRQST10\r
+#define TREQR10_TXRQST11 _treqr10.bit._TXRQST11\r
+#define TREQR10_TXRQST12 _treqr10.bit._TXRQST12\r
+#define TREQR10_TXRQST13 _treqr10.bit._TXRQST13\r
+#define TREQR10_TXRQST14 _treqr10.bit._TXRQST14\r
+#define TREQR10_TXRQST15 _treqr10.bit._TXRQST15\r
+#define TREQR10_TXRQST16 _treqr10.bit._TXRQST16\r
+__IO_EXTENDED TREQR1L0STR _treqr1l0;  \r
+#define TREQR1L0 _treqr1l0.byte\r
+#define TREQR1L0_TXRQST1 _treqr1l0.bit._TXRQST1\r
+#define TREQR1L0_TXRQST2 _treqr1l0.bit._TXRQST2\r
+#define TREQR1L0_TXRQST3 _treqr1l0.bit._TXRQST3\r
+#define TREQR1L0_TXRQST4 _treqr1l0.bit._TXRQST4\r
+#define TREQR1L0_TXRQST5 _treqr1l0.bit._TXRQST5\r
+#define TREQR1L0_TXRQST6 _treqr1l0.bit._TXRQST6\r
+#define TREQR1L0_TXRQST7 _treqr1l0.bit._TXRQST7\r
+#define TREQR1L0_TXRQST8 _treqr1l0.bit._TXRQST8\r
+__IO_EXTENDED TREQR1H0STR _treqr1h0;  \r
+#define TREQR1H0 _treqr1h0.byte\r
+#define TREQR1H0_TXRQST9 _treqr1h0.bit._TXRQST9\r
+#define TREQR1H0_TXRQST10 _treqr1h0.bit._TXRQST10\r
+#define TREQR1H0_TXRQST11 _treqr1h0.bit._TXRQST11\r
+#define TREQR1H0_TXRQST12 _treqr1h0.bit._TXRQST12\r
+#define TREQR1H0_TXRQST13 _treqr1h0.bit._TXRQST13\r
+#define TREQR1H0_TXRQST14 _treqr1h0.bit._TXRQST14\r
+#define TREQR1H0_TXRQST15 _treqr1h0.bit._TXRQST15\r
+#define TREQR1H0_TXRQST16 _treqr1h0.bit._TXRQST16\r
+__IO_EXTENDED TREQR20STR _treqr20;  \r
+#define TREQR20 _treqr20.word\r
+#define TREQR20_TXRQST17 _treqr20.bit._TXRQST17\r
+#define TREQR20_TXRQST18 _treqr20.bit._TXRQST18\r
+#define TREQR20_TXRQST19 _treqr20.bit._TXRQST19\r
+#define TREQR20_TXRQST20 _treqr20.bit._TXRQST20\r
+#define TREQR20_TXRQST21 _treqr20.bit._TXRQST21\r
+#define TREQR20_TXRQST22 _treqr20.bit._TXRQST22\r
+#define TREQR20_TXRQST23 _treqr20.bit._TXRQST23\r
+#define TREQR20_TXRQST24 _treqr20.bit._TXRQST24\r
+#define TREQR20_TXRQST25 _treqr20.bit._TXRQST25\r
+#define TREQR20_TXRQST26 _treqr20.bit._TXRQST26\r
+#define TREQR20_TXRQST27 _treqr20.bit._TXRQST27\r
+#define TREQR20_TXRQST28 _treqr20.bit._TXRQST28\r
+#define TREQR20_TXRQST29 _treqr20.bit._TXRQST29\r
+#define TREQR20_TXRQST30 _treqr20.bit._TXRQST30\r
+#define TREQR20_TXRQST31 _treqr20.bit._TXRQST31\r
+#define TREQR20_TXRQST32 _treqr20.bit._TXRQST32\r
+__IO_EXTENDED TREQR2L0STR _treqr2l0;  \r
+#define TREQR2L0 _treqr2l0.byte\r
+#define TREQR2L0_TXRQST17 _treqr2l0.bit._TXRQST17\r
+#define TREQR2L0_TXRQST18 _treqr2l0.bit._TXRQST18\r
+#define TREQR2L0_TXRQST19 _treqr2l0.bit._TXRQST19\r
+#define TREQR2L0_TXRQST20 _treqr2l0.bit._TXRQST20\r
+#define TREQR2L0_TXRQST21 _treqr2l0.bit._TXRQST21\r
+#define TREQR2L0_TXRQST22 _treqr2l0.bit._TXRQST22\r
+#define TREQR2L0_TXRQST23 _treqr2l0.bit._TXRQST23\r
+#define TREQR2L0_TXRQST24 _treqr2l0.bit._TXRQST24\r
+__IO_EXTENDED TREQR2H0STR _treqr2h0;  \r
+#define TREQR2H0 _treqr2h0.byte\r
+#define TREQR2H0_TXRQST25 _treqr2h0.bit._TXRQST25\r
+#define TREQR2H0_TXRQST26 _treqr2h0.bit._TXRQST26\r
+#define TREQR2H0_TXRQST27 _treqr2h0.bit._TXRQST27\r
+#define TREQR2H0_TXRQST28 _treqr2h0.bit._TXRQST28\r
+#define TREQR2H0_TXRQST29 _treqr2h0.bit._TXRQST29\r
+#define TREQR2H0_TXRQST30 _treqr2h0.bit._TXRQST30\r
+#define TREQR2H0_TXRQST31 _treqr2h0.bit._TXRQST31\r
+#define TREQR2H0_TXRQST32 _treqr2h0.bit._TXRQST32\r
+__IO_EXTENDED NEWDT0STR _newdt0;  \r
+#define NEWDT0 _newdt0.lword\r
+#define NEWDT0_NEWDAT1 _newdt0.bit._NEWDAT1\r
+#define NEWDT0_NEWDAT2 _newdt0.bit._NEWDAT2\r
+#define NEWDT0_NEWDAT3 _newdt0.bit._NEWDAT3\r
+#define NEWDT0_NEWDAT4 _newdt0.bit._NEWDAT4\r
+#define NEWDT0_NEWDAT5 _newdt0.bit._NEWDAT5\r
+#define NEWDT0_NEWDAT6 _newdt0.bit._NEWDAT6\r
+#define NEWDT0_NEWDAT7 _newdt0.bit._NEWDAT7\r
+#define NEWDT0_NEWDAT8 _newdt0.bit._NEWDAT8\r
+#define NEWDT0_NEWDAT9 _newdt0.bit._NEWDAT9\r
+#define NEWDT0_NEWDAT10 _newdt0.bit._NEWDAT10\r
+#define NEWDT0_NEWDAT11 _newdt0.bit._NEWDAT11\r
+#define NEWDT0_NEWDAT12 _newdt0.bit._NEWDAT12\r
+#define NEWDT0_NEWDAT13 _newdt0.bit._NEWDAT13\r
+#define NEWDT0_NEWDAT14 _newdt0.bit._NEWDAT14\r
+#define NEWDT0_NEWDAT15 _newdt0.bit._NEWDAT15\r
+#define NEWDT0_NEWDAT16 _newdt0.bit._NEWDAT16\r
+#define NEWDT0_NEWDAT17 _newdt0.bit._NEWDAT17\r
+#define NEWDT0_NEWDAT18 _newdt0.bit._NEWDAT18\r
+#define NEWDT0_NEWDAT19 _newdt0.bit._NEWDAT19\r
+#define NEWDT0_NEWDAT20 _newdt0.bit._NEWDAT20\r
+#define NEWDT0_NEWDAT21 _newdt0.bit._NEWDAT21\r
+#define NEWDT0_NEWDAT22 _newdt0.bit._NEWDAT22\r
+#define NEWDT0_NEWDAT23 _newdt0.bit._NEWDAT23\r
+#define NEWDT0_NEWDAT24 _newdt0.bit._NEWDAT24\r
+#define NEWDT0_NEWDAT25 _newdt0.bit._NEWDAT25\r
+#define NEWDT0_NEWDAT26 _newdt0.bit._NEWDAT26\r
+#define NEWDT0_NEWDAT27 _newdt0.bit._NEWDAT27\r
+#define NEWDT0_NEWDAT28 _newdt0.bit._NEWDAT28\r
+#define NEWDT0_NEWDAT29 _newdt0.bit._NEWDAT29\r
+#define NEWDT0_NEWDAT30 _newdt0.bit._NEWDAT30\r
+#define NEWDT0_NEWDAT31 _newdt0.bit._NEWDAT31\r
+#define NEWDT0_NEWDAT32 _newdt0.bit._NEWDAT32\r
+#define NEWDT0_NEWDAT _newdt0.bitc._NEWDAT\r
+__IO_EXTENDED NEWDT10STR _newdt10;  \r
+#define NEWDT10 _newdt10.word\r
+#define NEWDT10_NEWDAT1 _newdt10.bit._NEWDAT1\r
+#define NEWDT10_NEWDAT2 _newdt10.bit._NEWDAT2\r
+#define NEWDT10_NEWDAT3 _newdt10.bit._NEWDAT3\r
+#define NEWDT10_NEWDAT4 _newdt10.bit._NEWDAT4\r
+#define NEWDT10_NEWDAT5 _newdt10.bit._NEWDAT5\r
+#define NEWDT10_NEWDAT6 _newdt10.bit._NEWDAT6\r
+#define NEWDT10_NEWDAT7 _newdt10.bit._NEWDAT7\r
+#define NEWDT10_NEWDAT8 _newdt10.bit._NEWDAT8\r
+#define NEWDT10_NEWDAT9 _newdt10.bit._NEWDAT9\r
+#define NEWDT10_NEWDAT10 _newdt10.bit._NEWDAT10\r
+#define NEWDT10_NEWDAT11 _newdt10.bit._NEWDAT11\r
+#define NEWDT10_NEWDAT12 _newdt10.bit._NEWDAT12\r
+#define NEWDT10_NEWDAT13 _newdt10.bit._NEWDAT13\r
+#define NEWDT10_NEWDAT14 _newdt10.bit._NEWDAT14\r
+#define NEWDT10_NEWDAT15 _newdt10.bit._NEWDAT15\r
+#define NEWDT10_NEWDAT16 _newdt10.bit._NEWDAT16\r
+__IO_EXTENDED NEWDT1L0STR _newdt1l0;  \r
+#define NEWDT1L0 _newdt1l0.byte\r
+#define NEWDT1L0_NEWDAT1 _newdt1l0.bit._NEWDAT1\r
+#define NEWDT1L0_NEWDAT2 _newdt1l0.bit._NEWDAT2\r
+#define NEWDT1L0_NEWDAT3 _newdt1l0.bit._NEWDAT3\r
+#define NEWDT1L0_NEWDAT4 _newdt1l0.bit._NEWDAT4\r
+#define NEWDT1L0_NEWDAT5 _newdt1l0.bit._NEWDAT5\r
+#define NEWDT1L0_NEWDAT6 _newdt1l0.bit._NEWDAT6\r
+#define NEWDT1L0_NEWDAT7 _newdt1l0.bit._NEWDAT7\r
+#define NEWDT1L0_NEWDAT8 _newdt1l0.bit._NEWDAT8\r
+__IO_EXTENDED NEWDT1H0STR _newdt1h0;  \r
+#define NEWDT1H0 _newdt1h0.byte\r
+#define NEWDT1H0_NEWDAT9 _newdt1h0.bit._NEWDAT9\r
+#define NEWDT1H0_NEWDAT10 _newdt1h0.bit._NEWDAT10\r
+#define NEWDT1H0_NEWDAT11 _newdt1h0.bit._NEWDAT11\r
+#define NEWDT1H0_NEWDAT12 _newdt1h0.bit._NEWDAT12\r
+#define NEWDT1H0_NEWDAT13 _newdt1h0.bit._NEWDAT13\r
+#define NEWDT1H0_NEWDAT14 _newdt1h0.bit._NEWDAT14\r
+#define NEWDT1H0_NEWDAT15 _newdt1h0.bit._NEWDAT15\r
+#define NEWDT1H0_NEWDAT16 _newdt1h0.bit._NEWDAT16\r
+__IO_EXTENDED NEWDT20STR _newdt20;  \r
+#define NEWDT20 _newdt20.word\r
+#define NEWDT20_NEWDAT17 _newdt20.bit._NEWDAT17\r
+#define NEWDT20_NEWDAT18 _newdt20.bit._NEWDAT18\r
+#define NEWDT20_NEWDAT19 _newdt20.bit._NEWDAT19\r
+#define NEWDT20_NEWDAT20 _newdt20.bit._NEWDAT20\r
+#define NEWDT20_NEWDAT21 _newdt20.bit._NEWDAT21\r
+#define NEWDT20_NEWDAT22 _newdt20.bit._NEWDAT22\r
+#define NEWDT20_NEWDAT23 _newdt20.bit._NEWDAT23\r
+#define NEWDT20_NEWDAT24 _newdt20.bit._NEWDAT24\r
+#define NEWDT20_NEWDAT25 _newdt20.bit._NEWDAT25\r
+#define NEWDT20_NEWDAT26 _newdt20.bit._NEWDAT26\r
+#define NEWDT20_NEWDAT27 _newdt20.bit._NEWDAT27\r
+#define NEWDT20_NEWDAT28 _newdt20.bit._NEWDAT28\r
+#define NEWDT20_NEWDAT29 _newdt20.bit._NEWDAT29\r
+#define NEWDT20_NEWDAT30 _newdt20.bit._NEWDAT30\r
+#define NEWDT20_NEWDAT31 _newdt20.bit._NEWDAT31\r
+#define NEWDT20_NEWDAT32 _newdt20.bit._NEWDAT32\r
+__IO_EXTENDED NEWDT2L0STR _newdt2l0;  \r
+#define NEWDT2L0 _newdt2l0.byte\r
+#define NEWDT2L0_NEWDAT17 _newdt2l0.bit._NEWDAT17\r
+#define NEWDT2L0_NEWDAT18 _newdt2l0.bit._NEWDAT18\r
+#define NEWDT2L0_NEWDAT19 _newdt2l0.bit._NEWDAT19\r
+#define NEWDT2L0_NEWDAT20 _newdt2l0.bit._NEWDAT20\r
+#define NEWDT2L0_NEWDAT21 _newdt2l0.bit._NEWDAT21\r
+#define NEWDT2L0_NEWDAT22 _newdt2l0.bit._NEWDAT22\r
+#define NEWDT2L0_NEWDAT23 _newdt2l0.bit._NEWDAT23\r
+#define NEWDT2L0_NEWDAT24 _newdt2l0.bit._NEWDAT24\r
+__IO_EXTENDED NEWDT2H0STR _newdt2h0;  \r
+#define NEWDT2H0 _newdt2h0.byte\r
+#define NEWDT2H0_NEWDAT25 _newdt2h0.bit._NEWDAT25\r
+#define NEWDT2H0_NEWDAT26 _newdt2h0.bit._NEWDAT26\r
+#define NEWDT2H0_NEWDAT27 _newdt2h0.bit._NEWDAT27\r
+#define NEWDT2H0_NEWDAT28 _newdt2h0.bit._NEWDAT28\r
+#define NEWDT2H0_NEWDAT29 _newdt2h0.bit._NEWDAT29\r
+#define NEWDT2H0_NEWDAT30 _newdt2h0.bit._NEWDAT30\r
+#define NEWDT2H0_NEWDAT31 _newdt2h0.bit._NEWDAT31\r
+#define NEWDT2H0_NEWDAT32 _newdt2h0.bit._NEWDAT32\r
+__IO_EXTENDED INTPND0STR _intpnd0;  \r
+#define INTPND0 _intpnd0.lword\r
+#define INTPND0_INTPND1 _intpnd0.bit._INTPND1\r
+#define INTPND0_INTPND2 _intpnd0.bit._INTPND2\r
+#define INTPND0_INTPND3 _intpnd0.bit._INTPND3\r
+#define INTPND0_INTPND4 _intpnd0.bit._INTPND4\r
+#define INTPND0_INTPND5 _intpnd0.bit._INTPND5\r
+#define INTPND0_INTPND6 _intpnd0.bit._INTPND6\r
+#define INTPND0_INTPND7 _intpnd0.bit._INTPND7\r
+#define INTPND0_INTPND8 _intpnd0.bit._INTPND8\r
+#define INTPND0_INTPND9 _intpnd0.bit._INTPND9\r
+#define INTPND0_INTPND10 _intpnd0.bit._INTPND10\r
+#define INTPND0_INTPND11 _intpnd0.bit._INTPND11\r
+#define INTPND0_INTPND12 _intpnd0.bit._INTPND12\r
+#define INTPND0_INTPND13 _intpnd0.bit._INTPND13\r
+#define INTPND0_INTPND14 _intpnd0.bit._INTPND14\r
+#define INTPND0_INTPND15 _intpnd0.bit._INTPND15\r
+#define INTPND0_INTPND16 _intpnd0.bit._INTPND16\r
+#define INTPND0_INTPND17 _intpnd0.bit._INTPND17\r
+#define INTPND0_INTPND18 _intpnd0.bit._INTPND18\r
+#define INTPND0_INTPND19 _intpnd0.bit._INTPND19\r
+#define INTPND0_INTPND20 _intpnd0.bit._INTPND20\r
+#define INTPND0_INTPND21 _intpnd0.bit._INTPND21\r
+#define INTPND0_INTPND22 _intpnd0.bit._INTPND22\r
+#define INTPND0_INTPND23 _intpnd0.bit._INTPND23\r
+#define INTPND0_INTPND24 _intpnd0.bit._INTPND24\r
+#define INTPND0_INTPND25 _intpnd0.bit._INTPND25\r
+#define INTPND0_INTPND26 _intpnd0.bit._INTPND26\r
+#define INTPND0_INTPND27 _intpnd0.bit._INTPND27\r
+#define INTPND0_INTPND28 _intpnd0.bit._INTPND28\r
+#define INTPND0_INTPND29 _intpnd0.bit._INTPND29\r
+#define INTPND0_INTPND30 _intpnd0.bit._INTPND30\r
+#define INTPND0_INTPND31 _intpnd0.bit._INTPND31\r
+#define INTPND0_INTPND32 _intpnd0.bit._INTPND32\r
+#define INTPND0_INTPND _intpnd0.bitc._INTPND\r
+__IO_EXTENDED INTPND10STR _intpnd10;  \r
+#define INTPND10 _intpnd10.word\r
+#define INTPND10_INTPND1 _intpnd10.bit._INTPND1\r
+#define INTPND10_INTPND2 _intpnd10.bit._INTPND2\r
+#define INTPND10_INTPND3 _intpnd10.bit._INTPND3\r
+#define INTPND10_INTPND4 _intpnd10.bit._INTPND4\r
+#define INTPND10_INTPND5 _intpnd10.bit._INTPND5\r
+#define INTPND10_INTPND6 _intpnd10.bit._INTPND6\r
+#define INTPND10_INTPND7 _intpnd10.bit._INTPND7\r
+#define INTPND10_INTPND8 _intpnd10.bit._INTPND8\r
+#define INTPND10_INTPND9 _intpnd10.bit._INTPND9\r
+#define INTPND10_INTPND10 _intpnd10.bit._INTPND10\r
+#define INTPND10_INTPND11 _intpnd10.bit._INTPND11\r
+#define INTPND10_INTPND12 _intpnd10.bit._INTPND12\r
+#define INTPND10_INTPND13 _intpnd10.bit._INTPND13\r
+#define INTPND10_INTPND14 _intpnd10.bit._INTPND14\r
+#define INTPND10_INTPND15 _intpnd10.bit._INTPND15\r
+#define INTPND10_INTPND16 _intpnd10.bit._INTPND16\r
+__IO_EXTENDED INTPND1L0STR _intpnd1l0;  \r
+#define INTPND1L0 _intpnd1l0.byte\r
+#define INTPND1L0_INTPND1 _intpnd1l0.bit._INTPND1\r
+#define INTPND1L0_INTPND2 _intpnd1l0.bit._INTPND2\r
+#define INTPND1L0_INTPND3 _intpnd1l0.bit._INTPND3\r
+#define INTPND1L0_INTPND4 _intpnd1l0.bit._INTPND4\r
+#define INTPND1L0_INTPND5 _intpnd1l0.bit._INTPND5\r
+#define INTPND1L0_INTPND6 _intpnd1l0.bit._INTPND6\r
+#define INTPND1L0_INTPND7 _intpnd1l0.bit._INTPND7\r
+#define INTPND1L0_INTPND8 _intpnd1l0.bit._INTPND8\r
+__IO_EXTENDED INTPND1H0STR _intpnd1h0;  \r
+#define INTPND1H0 _intpnd1h0.byte\r
+#define INTPND1H0_INTPND9 _intpnd1h0.bit._INTPND9\r
+#define INTPND1H0_INTPND10 _intpnd1h0.bit._INTPND10\r
+#define INTPND1H0_INTPND11 _intpnd1h0.bit._INTPND11\r
+#define INTPND1H0_INTPND12 _intpnd1h0.bit._INTPND12\r
+#define INTPND1H0_INTPND13 _intpnd1h0.bit._INTPND13\r
+#define INTPND1H0_INTPND14 _intpnd1h0.bit._INTPND14\r
+#define INTPND1H0_INTPND15 _intpnd1h0.bit._INTPND15\r
+#define INTPND1H0_INTPND16 _intpnd1h0.bit._INTPND16\r
+__IO_EXTENDED INTPND20STR _intpnd20;  \r
+#define INTPND20 _intpnd20.word\r
+#define INTPND20_INTPND17 _intpnd20.bit._INTPND17\r
+#define INTPND20_INTPND18 _intpnd20.bit._INTPND18\r
+#define INTPND20_INTPND19 _intpnd20.bit._INTPND19\r
+#define INTPND20_INTPND20 _intpnd20.bit._INTPND20\r
+#define INTPND20_INTPND21 _intpnd20.bit._INTPND21\r
+#define INTPND20_INTPND22 _intpnd20.bit._INTPND22\r
+#define INTPND20_INTPND23 _intpnd20.bit._INTPND23\r
+#define INTPND20_INTPND24 _intpnd20.bit._INTPND24\r
+#define INTPND20_INTPND25 _intpnd20.bit._INTPND25\r
+#define INTPND20_INTPND26 _intpnd20.bit._INTPND26\r
+#define INTPND20_INTPND27 _intpnd20.bit._INTPND27\r
+#define INTPND20_INTPND28 _intpnd20.bit._INTPND28\r
+#define INTPND20_INTPND29 _intpnd20.bit._INTPND29\r
+#define INTPND20_INTPND30 _intpnd20.bit._INTPND30\r
+#define INTPND20_INTPND31 _intpnd20.bit._INTPND31\r
+#define INTPND20_INTPND32 _intpnd20.bit._INTPND32\r
+__IO_EXTENDED INTPND2L0STR _intpnd2l0;  \r
+#define INTPND2L0 _intpnd2l0.byte\r
+#define INTPND2L0_INTPND17 _intpnd2l0.bit._INTPND17\r
+#define INTPND2L0_INTPND18 _intpnd2l0.bit._INTPND18\r
+#define INTPND2L0_INTPND19 _intpnd2l0.bit._INTPND19\r
+#define INTPND2L0_INTPND20 _intpnd2l0.bit._INTPND20\r
+#define INTPND2L0_INTPND21 _intpnd2l0.bit._INTPND21\r
+#define INTPND2L0_INTPND22 _intpnd2l0.bit._INTPND22\r
+#define INTPND2L0_INTPND23 _intpnd2l0.bit._INTPND23\r
+#define INTPND2L0_INTPND24 _intpnd2l0.bit._INTPND24\r
+__IO_EXTENDED INTPND2H0STR _intpnd2h0;  \r
+#define INTPND2H0 _intpnd2h0.byte\r
+#define INTPND2H0_INTPND25 _intpnd2h0.bit._INTPND25\r
+#define INTPND2H0_INTPND26 _intpnd2h0.bit._INTPND26\r
+#define INTPND2H0_INTPND27 _intpnd2h0.bit._INTPND27\r
+#define INTPND2H0_INTPND28 _intpnd2h0.bit._INTPND28\r
+#define INTPND2H0_INTPND29 _intpnd2h0.bit._INTPND29\r
+#define INTPND2H0_INTPND30 _intpnd2h0.bit._INTPND30\r
+#define INTPND2H0_INTPND31 _intpnd2h0.bit._INTPND31\r
+#define INTPND2H0_INTPND32 _intpnd2h0.bit._INTPND32\r
+__IO_EXTENDED MSGVAL0STR _msgval0;  \r
+#define MSGVAL0 _msgval0.lword\r
+#define MSGVAL0_MSGVAL1 _msgval0.bit._MSGVAL1\r
+#define MSGVAL0_MSGVAL2 _msgval0.bit._MSGVAL2\r
+#define MSGVAL0_MSGVAL3 _msgval0.bit._MSGVAL3\r
+#define MSGVAL0_MSGVAL4 _msgval0.bit._MSGVAL4\r
+#define MSGVAL0_MSGVAL5 _msgval0.bit._MSGVAL5\r
+#define MSGVAL0_MSGVAL6 _msgval0.bit._MSGVAL6\r
+#define MSGVAL0_MSGVAL7 _msgval0.bit._MSGVAL7\r
+#define MSGVAL0_MSGVAL8 _msgval0.bit._MSGVAL8\r
+#define MSGVAL0_MSGVAL9 _msgval0.bit._MSGVAL9\r
+#define MSGVAL0_MSGVAL10 _msgval0.bit._MSGVAL10\r
+#define MSGVAL0_MSGVAL11 _msgval0.bit._MSGVAL11\r
+#define MSGVAL0_MSGVAL12 _msgval0.bit._MSGVAL12\r
+#define MSGVAL0_MSGVAL13 _msgval0.bit._MSGVAL13\r
+#define MSGVAL0_MSGVAL14 _msgval0.bit._MSGVAL14\r
+#define MSGVAL0_MSGVAL15 _msgval0.bit._MSGVAL15\r
+#define MSGVAL0_MSGVAL16 _msgval0.bit._MSGVAL16\r
+#define MSGVAL0_MSGVAL17 _msgval0.bit._MSGVAL17\r
+#define MSGVAL0_MSGVAL18 _msgval0.bit._MSGVAL18\r
+#define MSGVAL0_MSGVAL19 _msgval0.bit._MSGVAL19\r
+#define MSGVAL0_MSGVAL20 _msgval0.bit._MSGVAL20\r
+#define MSGVAL0_MSGVAL21 _msgval0.bit._MSGVAL21\r
+#define MSGVAL0_MSGVAL22 _msgval0.bit._MSGVAL22\r
+#define MSGVAL0_MSGVAL23 _msgval0.bit._MSGVAL23\r
+#define MSGVAL0_MSGVAL24 _msgval0.bit._MSGVAL24\r
+#define MSGVAL0_MSGVAL25 _msgval0.bit._MSGVAL25\r
+#define MSGVAL0_MSGVAL26 _msgval0.bit._MSGVAL26\r
+#define MSGVAL0_MSGVAL27 _msgval0.bit._MSGVAL27\r
+#define MSGVAL0_MSGVAL28 _msgval0.bit._MSGVAL28\r
+#define MSGVAL0_MSGVAL29 _msgval0.bit._MSGVAL29\r
+#define MSGVAL0_MSGVAL30 _msgval0.bit._MSGVAL30\r
+#define MSGVAL0_MSGVAL31 _msgval0.bit._MSGVAL31\r
+#define MSGVAL0_MSGVAL32 _msgval0.bit._MSGVAL32\r
+#define MSGVAL0_MSGVAL _msgval0.bitc._MSGVAL\r
+__IO_EXTENDED MSGVAL10STR _msgval10;  \r
+#define MSGVAL10 _msgval10.word\r
+#define MSGVAL10_MSGVAL1 _msgval10.bit._MSGVAL1\r
+#define MSGVAL10_MSGVAL2 _msgval10.bit._MSGVAL2\r
+#define MSGVAL10_MSGVAL3 _msgval10.bit._MSGVAL3\r
+#define MSGVAL10_MSGVAL4 _msgval10.bit._MSGVAL4\r
+#define MSGVAL10_MSGVAL5 _msgval10.bit._MSGVAL5\r
+#define MSGVAL10_MSGVAL6 _msgval10.bit._MSGVAL6\r
+#define MSGVAL10_MSGVAL7 _msgval10.bit._MSGVAL7\r
+#define MSGVAL10_MSGVAL8 _msgval10.bit._MSGVAL8\r
+#define MSGVAL10_MSGVAL9 _msgval10.bit._MSGVAL9\r
+#define MSGVAL10_MSGVAL10 _msgval10.bit._MSGVAL10\r
+#define MSGVAL10_MSGVAL11 _msgval10.bit._MSGVAL11\r
+#define MSGVAL10_MSGVAL12 _msgval10.bit._MSGVAL12\r
+#define MSGVAL10_MSGVAL13 _msgval10.bit._MSGVAL13\r
+#define MSGVAL10_MSGVAL14 _msgval10.bit._MSGVAL14\r
+#define MSGVAL10_MSGVAL15 _msgval10.bit._MSGVAL15\r
+#define MSGVAL10_MSGVAL16 _msgval10.bit._MSGVAL16\r
+__IO_EXTENDED MSGVAL1L0STR _msgval1l0;  \r
+#define MSGVAL1L0 _msgval1l0.byte\r
+#define MSGVAL1L0_MSGVAL1 _msgval1l0.bit._MSGVAL1\r
+#define MSGVAL1L0_MSGVAL2 _msgval1l0.bit._MSGVAL2\r
+#define MSGVAL1L0_MSGVAL3 _msgval1l0.bit._MSGVAL3\r
+#define MSGVAL1L0_MSGVAL4 _msgval1l0.bit._MSGVAL4\r
+#define MSGVAL1L0_MSGVAL5 _msgval1l0.bit._MSGVAL5\r
+#define MSGVAL1L0_MSGVAL6 _msgval1l0.bit._MSGVAL6\r
+#define MSGVAL1L0_MSGVAL7 _msgval1l0.bit._MSGVAL7\r
+#define MSGVAL1L0_MSGVAL8 _msgval1l0.bit._MSGVAL8\r
+__IO_EXTENDED MSGVAL1H0STR _msgval1h0;  \r
+#define MSGVAL1H0 _msgval1h0.byte\r
+#define MSGVAL1H0_MSGVAL9 _msgval1h0.bit._MSGVAL9\r
+#define MSGVAL1H0_MSGVAL10 _msgval1h0.bit._MSGVAL10\r
+#define MSGVAL1H0_MSGVAL11 _msgval1h0.bit._MSGVAL11\r
+#define MSGVAL1H0_MSGVAL12 _msgval1h0.bit._MSGVAL12\r
+#define MSGVAL1H0_MSGVAL13 _msgval1h0.bit._MSGVAL13\r
+#define MSGVAL1H0_MSGVAL14 _msgval1h0.bit._MSGVAL14\r
+#define MSGVAL1H0_MSGVAL15 _msgval1h0.bit._MSGVAL15\r
+#define MSGVAL1H0_MSGVAL16 _msgval1h0.bit._MSGVAL16\r
+__IO_EXTENDED MSGVAL20STR _msgval20;  \r
+#define MSGVAL20 _msgval20.word\r
+#define MSGVAL20_MSGVAL17 _msgval20.bit._MSGVAL17\r
+#define MSGVAL20_MSGVAL18 _msgval20.bit._MSGVAL18\r
+#define MSGVAL20_MSGVAL19 _msgval20.bit._MSGVAL19\r
+#define MSGVAL20_MSGVAL20 _msgval20.bit._MSGVAL20\r
+#define MSGVAL20_MSGVAL21 _msgval20.bit._MSGVAL21\r
+#define MSGVAL20_MSGVAL22 _msgval20.bit._MSGVAL22\r
+#define MSGVAL20_MSGVAL23 _msgval20.bit._MSGVAL23\r
+#define MSGVAL20_MSGVAL24 _msgval20.bit._MSGVAL24\r
+#define MSGVAL20_MSGVAL25 _msgval20.bit._MSGVAL25\r
+#define MSGVAL20_MSGVAL26 _msgval20.bit._MSGVAL26\r
+#define MSGVAL20_MSGVAL27 _msgval20.bit._MSGVAL27\r
+#define MSGVAL20_MSGVAL28 _msgval20.bit._MSGVAL28\r
+#define MSGVAL20_MSGVAL29 _msgval20.bit._MSGVAL29\r
+#define MSGVAL20_MSGVAL30 _msgval20.bit._MSGVAL30\r
+#define MSGVAL20_MSGVAL31 _msgval20.bit._MSGVAL31\r
+#define MSGVAL20_MSGVAL32 _msgval20.bit._MSGVAL32\r
+__IO_EXTENDED MSGVAL2L0STR _msgval2l0;  \r
+#define MSGVAL2L0 _msgval2l0.byte\r
+#define MSGVAL2L0_MSGVAL17 _msgval2l0.bit._MSGVAL17\r
+#define MSGVAL2L0_MSGVAL18 _msgval2l0.bit._MSGVAL18\r
+#define MSGVAL2L0_MSGVAL19 _msgval2l0.bit._MSGVAL19\r
+#define MSGVAL2L0_MSGVAL20 _msgval2l0.bit._MSGVAL20\r
+#define MSGVAL2L0_MSGVAL21 _msgval2l0.bit._MSGVAL21\r
+#define MSGVAL2L0_MSGVAL22 _msgval2l0.bit._MSGVAL22\r
+#define MSGVAL2L0_MSGVAL23 _msgval2l0.bit._MSGVAL23\r
+#define MSGVAL2L0_MSGVAL24 _msgval2l0.bit._MSGVAL24\r
+__IO_EXTENDED MSGVAL2H0STR _msgval2h0;  \r
+#define MSGVAL2H0 _msgval2h0.byte\r
+#define MSGVAL2H0_MSGVAL25 _msgval2h0.bit._MSGVAL25\r
+#define MSGVAL2H0_MSGVAL26 _msgval2h0.bit._MSGVAL26\r
+#define MSGVAL2H0_MSGVAL27 _msgval2h0.bit._MSGVAL27\r
+#define MSGVAL2H0_MSGVAL28 _msgval2h0.bit._MSGVAL28\r
+#define MSGVAL2H0_MSGVAL29 _msgval2h0.bit._MSGVAL29\r
+#define MSGVAL2H0_MSGVAL30 _msgval2h0.bit._MSGVAL30\r
+#define MSGVAL2H0_MSGVAL31 _msgval2h0.bit._MSGVAL31\r
+#define MSGVAL2H0_MSGVAL32 _msgval2h0.bit._MSGVAL32\r
+__IO_EXTENDED COER0STR _coer0;  \r
+#define COER0 _coer0.byte\r
+#define COER0_OE _coer0.bit._OE\r
+__IO_EXTENDED CTRLR1STR _ctrlr1;  \r
+#define CTRLR1 _ctrlr1.word\r
+#define CTRLR1_INIT _ctrlr1.bit._INIT\r
+#define CTRLR1_IE _ctrlr1.bit._IE\r
+#define CTRLR1_SIE _ctrlr1.bit._SIE\r
+#define CTRLR1_EIE _ctrlr1.bit._EIE\r
+#define CTRLR1_DAR _ctrlr1.bit._DAR\r
+#define CTRLR1_CCE _ctrlr1.bit._CCE\r
+#define CTRLR1_TEST _ctrlr1.bit._TEST\r
+__IO_EXTENDED CTRLRL1STR _ctrlrl1;  \r
+#define CTRLRL1 _ctrlrl1.byte\r
+#define CTRLRL1_INIT _ctrlrl1.bit._INIT\r
+#define CTRLRL1_IE _ctrlrl1.bit._IE\r
+#define CTRLRL1_SIE _ctrlrl1.bit._SIE\r
+#define CTRLRL1_EIE _ctrlrl1.bit._EIE\r
+#define CTRLRL1_DAR _ctrlrl1.bit._DAR\r
+#define CTRLRL1_CCE _ctrlrl1.bit._CCE\r
+#define CTRLRL1_TEST _ctrlrl1.bit._TEST\r
+__IO_EXTENDED CTRLRH1STR _ctrlrh1;  \r
+#define CTRLRH1 _ctrlrh1.byte\r
+__IO_EXTENDED STATR1STR _statr1;  \r
+#define STATR1 _statr1.word\r
+#define STATR1_LEC0 _statr1.bit._LEC0\r
+#define STATR1_LEC1 _statr1.bit._LEC1\r
+#define STATR1_LEC2 _statr1.bit._LEC2\r
+#define STATR1_TXOK _statr1.bit._TXOK\r
+#define STATR1_RXOK _statr1.bit._RXOK\r
+#define STATR1_EPASS _statr1.bit._EPASS\r
+#define STATR1_EWARN _statr1.bit._EWARN\r
+#define STATR1_BOFF _statr1.bit._BOFF\r
+#define STATR1_LEC _statr1.bitc._LEC\r
+__IO_EXTENDED STATRL1STR _statrl1;  \r
+#define STATRL1 _statrl1.byte\r
+#define STATRL1_LEC0 _statrl1.bit._LEC0\r
+#define STATRL1_LEC1 _statrl1.bit._LEC1\r
+#define STATRL1_LEC2 _statrl1.bit._LEC2\r
+#define STATRL1_TXOK _statrl1.bit._TXOK\r
+#define STATRL1_RXOK _statrl1.bit._RXOK\r
+#define STATRL1_EPASS _statrl1.bit._EPASS\r
+#define STATRL1_EWARN _statrl1.bit._EWARN\r
+#define STATRL1_BOFF _statrl1.bit._BOFF\r
+#define STATRL1_LEC _statrl1.bitc._LEC\r
+__IO_EXTENDED STATRH1STR _statrh1;  \r
+#define STATRH1 _statrh1.byte\r
+__IO_EXTENDED ERRCNT1STR _errcnt1;  \r
+#define ERRCNT1 _errcnt1.word\r
+#define ERRCNT1_TEC0 _errcnt1.bit._TEC0\r
+#define ERRCNT1_TEC1 _errcnt1.bit._TEC1\r
+#define ERRCNT1_TEC2 _errcnt1.bit._TEC2\r
+#define ERRCNT1_TEC3 _errcnt1.bit._TEC3\r
+#define ERRCNT1_TEC4 _errcnt1.bit._TEC4\r
+#define ERRCNT1_TEC5 _errcnt1.bit._TEC5\r
+#define ERRCNT1_TEC6 _errcnt1.bit._TEC6\r
+#define ERRCNT1_TEC7 _errcnt1.bit._TEC7\r
+#define ERRCNT1_REC0 _errcnt1.bit._REC0\r
+#define ERRCNT1_REC1 _errcnt1.bit._REC1\r
+#define ERRCNT1_REC2 _errcnt1.bit._REC2\r
+#define ERRCNT1_REC3 _errcnt1.bit._REC3\r
+#define ERRCNT1_REC4 _errcnt1.bit._REC4\r
+#define ERRCNT1_REC5 _errcnt1.bit._REC5\r
+#define ERRCNT1_REC6 _errcnt1.bit._REC6\r
+#define ERRCNT1_RP _errcnt1.bit._RP\r
+#define ERRCNT1_TEC _errcnt1.bitc._TEC\r
+#define ERRCNT1_REC _errcnt1.bitc._REC\r
+__IO_EXTENDED ERRCNTL1STR _errcntl1;  \r
+#define ERRCNTL1 _errcntl1.byte\r
+#define ERRCNTL1_TEC0 _errcntl1.bit._TEC0\r
+#define ERRCNTL1_TEC1 _errcntl1.bit._TEC1\r
+#define ERRCNTL1_TEC2 _errcntl1.bit._TEC2\r
+#define ERRCNTL1_TEC3 _errcntl1.bit._TEC3\r
+#define ERRCNTL1_TEC4 _errcntl1.bit._TEC4\r
+#define ERRCNTL1_TEC5 _errcntl1.bit._TEC5\r
+#define ERRCNTL1_TEC6 _errcntl1.bit._TEC6\r
+#define ERRCNTL1_TEC7 _errcntl1.bit._TEC7\r
+#define ERRCNTL1_TEC _errcntl1.bitc._TEC\r
+__IO_EXTENDED ERRCNTH1STR _errcnth1;  \r
+#define ERRCNTH1 _errcnth1.byte\r
+#define ERRCNTH1_REC0 _errcnth1.bit._REC0\r
+#define ERRCNTH1_REC1 _errcnth1.bit._REC1\r
+#define ERRCNTH1_REC2 _errcnth1.bit._REC2\r
+#define ERRCNTH1_REC3 _errcnth1.bit._REC3\r
+#define ERRCNTH1_REC4 _errcnth1.bit._REC4\r
+#define ERRCNTH1_REC5 _errcnth1.bit._REC5\r
+#define ERRCNTH1_REC6 _errcnth1.bit._REC6\r
+#define ERRCNTH1_RP _errcnth1.bit._RP\r
+#define ERRCNTH1_REC _errcnth1.bitc._REC\r
+__IO_EXTENDED BTR1STR _btr1;  \r
+#define BTR1 _btr1.word\r
+#define BTR1_BRP0 _btr1.bit._BRP0\r
+#define BTR1_BRP1 _btr1.bit._BRP1\r
+#define BTR1_BRP2 _btr1.bit._BRP2\r
+#define BTR1_BRP3 _btr1.bit._BRP3\r
+#define BTR1_BRP4 _btr1.bit._BRP4\r
+#define BTR1_BRP5 _btr1.bit._BRP5\r
+#define BTR1_SJW0 _btr1.bit._SJW0\r
+#define BTR1_SJW1 _btr1.bit._SJW1\r
+#define BTR1_TSEG10 _btr1.bit._TSEG10\r
+#define BTR1_TSEG11 _btr1.bit._TSEG11\r
+#define BTR1_TSEG12 _btr1.bit._TSEG12\r
+#define BTR1_TSEG13 _btr1.bit._TSEG13\r
+#define BTR1_TSEG20 _btr1.bit._TSEG20\r
+#define BTR1_TSEG21 _btr1.bit._TSEG21\r
+#define BTR1_TSEG22 _btr1.bit._TSEG22\r
+#define BTR1_BRP _btr1.bitc._BRP\r
+#define BTR1_SJW _btr1.bitc._SJW\r
+#define BTR1_TSEG1 _btr1.bitc._TSEG1\r
+#define BTR1_TSEG2 _btr1.bitc._TSEG2\r
+__IO_EXTENDED BTRL1STR _btrl1;  \r
+#define BTRL1 _btrl1.byte\r
+#define BTRL1_BRP0 _btrl1.bit._BRP0\r
+#define BTRL1_BRP1 _btrl1.bit._BRP1\r
+#define BTRL1_BRP2 _btrl1.bit._BRP2\r
+#define BTRL1_BRP3 _btrl1.bit._BRP3\r
+#define BTRL1_BRP4 _btrl1.bit._BRP4\r
+#define BTRL1_BRP5 _btrl1.bit._BRP5\r
+#define BTRL1_SJW0 _btrl1.bit._SJW0\r
+#define BTRL1_SJW1 _btrl1.bit._SJW1\r
+#define BTRL1_BRP _btrl1.bitc._BRP\r
+#define BTRL1_SJW _btrl1.bitc._SJW\r
+__IO_EXTENDED BTRH1STR _btrh1;  \r
+#define BTRH1 _btrh1.byte\r
+#define BTRH1_TSEG10 _btrh1.bit._TSEG10\r
+#define BTRH1_TSEG11 _btrh1.bit._TSEG11\r
+#define BTRH1_TSEG12 _btrh1.bit._TSEG12\r
+#define BTRH1_TSEG13 _btrh1.bit._TSEG13\r
+#define BTRH1_TSEG20 _btrh1.bit._TSEG20\r
+#define BTRH1_TSEG21 _btrh1.bit._TSEG21\r
+#define BTRH1_TSEG22 _btrh1.bit._TSEG22\r
+#define BTRH1_TSEG1 _btrh1.bitc._TSEG1\r
+#define BTRH1_TSEG2 _btrh1.bitc._TSEG2\r
+__IO_EXTENDED INTR1STR _intr1;  \r
+#define INTR1 _intr1.word\r
+#define INTR1_INTID0 _intr1.bit._INTID0\r
+#define INTR1_INTID1 _intr1.bit._INTID1\r
+#define INTR1_INTID2 _intr1.bit._INTID2\r
+#define INTR1_INTID3 _intr1.bit._INTID3\r
+#define INTR1_INTID4 _intr1.bit._INTID4\r
+#define INTR1_INTID5 _intr1.bit._INTID5\r
+#define INTR1_INTID6 _intr1.bit._INTID6\r
+#define INTR1_INTID7 _intr1.bit._INTID7\r
+#define INTR1_INTID8 _intr1.bit._INTID8\r
+#define INTR1_INTID9 _intr1.bit._INTID9\r
+#define INTR1_INTID10 _intr1.bit._INTID10\r
+#define INTR1_INTID11 _intr1.bit._INTID11\r
+#define INTR1_INTID12 _intr1.bit._INTID12\r
+#define INTR1_INTID13 _intr1.bit._INTID13\r
+#define INTR1_INTID14 _intr1.bit._INTID14\r
+#define INTR1_INTID15 _intr1.bit._INTID15\r
+#define INTR1_INTID _intr1.bitc._INTID\r
+__IO_EXTENDED INTRL1STR _intrl1;  \r
+#define INTRL1 _intrl1.byte\r
+#define INTRL1_INTID0 _intrl1.bit._INTID0\r
+#define INTRL1_INTID1 _intrl1.bit._INTID1\r
+#define INTRL1_INTID2 _intrl1.bit._INTID2\r
+#define INTRL1_INTID3 _intrl1.bit._INTID3\r
+#define INTRL1_INTID4 _intrl1.bit._INTID4\r
+#define INTRL1_INTID5 _intrl1.bit._INTID5\r
+#define INTRL1_INTID6 _intrl1.bit._INTID6\r
+#define INTRL1_INTID7 _intrl1.bit._INTID7\r
+__IO_EXTENDED INTRH1STR _intrh1;  \r
+#define INTRH1 _intrh1.byte\r
+#define INTRH1_INTID8 _intrh1.bit._INTID8\r
+#define INTRH1_INTID9 _intrh1.bit._INTID9\r
+#define INTRH1_INTID10 _intrh1.bit._INTID10\r
+#define INTRH1_INTID11 _intrh1.bit._INTID11\r
+#define INTRH1_INTID12 _intrh1.bit._INTID12\r
+#define INTRH1_INTID13 _intrh1.bit._INTID13\r
+#define INTRH1_INTID14 _intrh1.bit._INTID14\r
+#define INTRH1_INTID15 _intrh1.bit._INTID15\r
+__IO_EXTENDED TESTR1STR _testr1;  \r
+#define TESTR1 _testr1.word\r
+#define TESTR1_BASIC _testr1.bit._BASIC\r
+#define TESTR1_SILENT _testr1.bit._SILENT\r
+#define TESTR1_LBACK _testr1.bit._LBACK\r
+#define TESTR1_TX0 _testr1.bit._TX0\r
+#define TESTR1_TX1 _testr1.bit._TX1\r
+#define TESTR1_RX _testr1.bit._RX\r
+__IO_EXTENDED TESTRL1STR _testrl1;  \r
+#define TESTRL1 _testrl1.byte\r
+#define TESTRL1_BASIC _testrl1.bit._BASIC\r
+#define TESTRL1_SILENT _testrl1.bit._SILENT\r
+#define TESTRL1_LBACK _testrl1.bit._LBACK\r
+#define TESTRL1_TX0 _testrl1.bit._TX0\r
+#define TESTRL1_TX1 _testrl1.bit._TX1\r
+#define TESTRL1_RX _testrl1.bit._RX\r
+__IO_EXTENDED TESTRH1STR _testrh1;  \r
+#define TESTRH1 _testrh1.byte\r
+__IO_EXTENDED BRPER1STR _brper1;  \r
+#define BRPER1 _brper1.word\r
+#define BRPER1_BRPE0 _brper1.bit._BRPE0\r
+#define BRPER1_BRPE1 _brper1.bit._BRPE1\r
+#define BRPER1_BRPE2 _brper1.bit._BRPE2\r
+#define BRPER1_BRPE3 _brper1.bit._BRPE3\r
+#define BRPER1_BRPE _brper1.bitc._BRPE\r
+__IO_EXTENDED BRPERL1STR _brperl1;  \r
+#define BRPERL1 _brperl1.byte\r
+#define BRPERL1_BRPE0 _brperl1.bit._BRPE0\r
+#define BRPERL1_BRPE1 _brperl1.bit._BRPE1\r
+#define BRPERL1_BRPE2 _brperl1.bit._BRPE2\r
+#define BRPERL1_BRPE3 _brperl1.bit._BRPE3\r
+#define BRPERL1_BRPE _brperl1.bitc._BRPE\r
+__IO_EXTENDED BRPERH1STR _brperh1;  \r
+#define BRPERH1 _brperh1.byte\r
+__IO_EXTENDED IF1CREQ1STR _if1creq1;  \r
+#define IF1CREQ1 _if1creq1.word\r
+#define IF1CREQ1_MSGN0 _if1creq1.bit._MSGN0\r
+#define IF1CREQ1_MSGN1 _if1creq1.bit._MSGN1\r
+#define IF1CREQ1_MSGN2 _if1creq1.bit._MSGN2\r
+#define IF1CREQ1_MSGN3 _if1creq1.bit._MSGN3\r
+#define IF1CREQ1_MSGN4 _if1creq1.bit._MSGN4\r
+#define IF1CREQ1_MSGN5 _if1creq1.bit._MSGN5\r
+#define IF1CREQ1_MSGN6 _if1creq1.bit._MSGN6\r
+#define IF1CREQ1_MSGN7 _if1creq1.bit._MSGN7\r
+#define IF1CREQ1_BUSY _if1creq1.bit._BUSY\r
+__IO_EXTENDED IF1CREQL1STR _if1creql1;  \r
+#define IF1CREQL1 _if1creql1.byte\r
+#define IF1CREQL1_MSGN0 _if1creql1.bit._MSGN0\r
+#define IF1CREQL1_MSGN1 _if1creql1.bit._MSGN1\r
+#define IF1CREQL1_MSGN2 _if1creql1.bit._MSGN2\r
+#define IF1CREQL1_MSGN3 _if1creql1.bit._MSGN3\r
+#define IF1CREQL1_MSGN4 _if1creql1.bit._MSGN4\r
+#define IF1CREQL1_MSGN5 _if1creql1.bit._MSGN5\r
+#define IF1CREQL1_MSGN6 _if1creql1.bit._MSGN6\r
+#define IF1CREQL1_MSGN7 _if1creql1.bit._MSGN7\r
+__IO_EXTENDED IF1CREQH1STR _if1creqh1;  \r
+#define IF1CREQH1 _if1creqh1.byte\r
+#define IF1CREQH1_BUSY _if1creqh1.bit._BUSY\r
+__IO_EXTENDED IF1CMSK1STR _if1cmsk1;  \r
+#define IF1CMSK1 _if1cmsk1.word\r
+#define IF1CMSK1_DATAB _if1cmsk1.bit._DATAB\r
+#define IF1CMSK1_DATAA _if1cmsk1.bit._DATAA\r
+#define IF1CMSK1_TXREQ _if1cmsk1.bit._TXREQ\r
+#define IF1CMSK1_CIP _if1cmsk1.bit._CIP\r
+#define IF1CMSK1_CONTROL _if1cmsk1.bit._CONTROL\r
+#define IF1CMSK1_ARB _if1cmsk1.bit._ARB\r
+#define IF1CMSK1_MASK _if1cmsk1.bit._MASK\r
+#define IF1CMSK1_WRRD _if1cmsk1.bit._WRRD\r
+__IO_EXTENDED IF1CMSKL1STR _if1cmskl1;  \r
+#define IF1CMSKL1 _if1cmskl1.byte\r
+#define IF1CMSKL1_DATAB _if1cmskl1.bit._DATAB\r
+#define IF1CMSKL1_DATAA _if1cmskl1.bit._DATAA\r
+#define IF1CMSKL1_TXREQ _if1cmskl1.bit._TXREQ\r
+#define IF1CMSKL1_CIP _if1cmskl1.bit._CIP\r
+#define IF1CMSKL1_CONTROL _if1cmskl1.bit._CONTROL\r
+#define IF1CMSKL1_ARB _if1cmskl1.bit._ARB\r
+#define IF1CMSKL1_MASK _if1cmskl1.bit._MASK\r
+#define IF1CMSKL1_WRRD _if1cmskl1.bit._WRRD\r
+__IO_EXTENDED IF1CMSKH1STR _if1cmskh1;  \r
+#define IF1CMSKH1 _if1cmskh1.byte\r
+__IO_EXTENDED IF1MSK1STR _if1msk1;  \r
+#define IF1MSK1 _if1msk1.lword\r
+#define IF1MSK1_MSK0 _if1msk1.bit._MSK0\r
+#define IF1MSK1_MSK1 _if1msk1.bit._MSK1\r
+#define IF1MSK1_MSK2 _if1msk1.bit._MSK2\r
+#define IF1MSK1_MSK3 _if1msk1.bit._MSK3\r
+#define IF1MSK1_MSK4 _if1msk1.bit._MSK4\r
+#define IF1MSK1_MSK5 _if1msk1.bit._MSK5\r
+#define IF1MSK1_MSK6 _if1msk1.bit._MSK6\r
+#define IF1MSK1_MSK7 _if1msk1.bit._MSK7\r
+#define IF1MSK1_MSK8 _if1msk1.bit._MSK8\r
+#define IF1MSK1_MSK9 _if1msk1.bit._MSK9\r
+#define IF1MSK1_MSK10 _if1msk1.bit._MSK10\r
+#define IF1MSK1_MSK11 _if1msk1.bit._MSK11\r
+#define IF1MSK1_MSK12 _if1msk1.bit._MSK12\r
+#define IF1MSK1_MSK13 _if1msk1.bit._MSK13\r
+#define IF1MSK1_MSK14 _if1msk1.bit._MSK14\r
+#define IF1MSK1_MSK15 _if1msk1.bit._MSK15\r
+#define IF1MSK1_MSK16 _if1msk1.bit._MSK16\r
+#define IF1MSK1_MSK17 _if1msk1.bit._MSK17\r
+#define IF1MSK1_MSK18 _if1msk1.bit._MSK18\r
+#define IF1MSK1_MSK19 _if1msk1.bit._MSK19\r
+#define IF1MSK1_MSK20 _if1msk1.bit._MSK20\r
+#define IF1MSK1_MSK21 _if1msk1.bit._MSK21\r
+#define IF1MSK1_MSK22 _if1msk1.bit._MSK22\r
+#define IF1MSK1_MSK23 _if1msk1.bit._MSK23\r
+#define IF1MSK1_MSK24 _if1msk1.bit._MSK24\r
+#define IF1MSK1_MSK25 _if1msk1.bit._MSK25\r
+#define IF1MSK1_MSK26 _if1msk1.bit._MSK26\r
+#define IF1MSK1_MSK27 _if1msk1.bit._MSK27\r
+#define IF1MSK1_MSK28 _if1msk1.bit._MSK28\r
+#define IF1MSK1_MDIR _if1msk1.bit._MDIR\r
+#define IF1MSK1_MXTD _if1msk1.bit._MXTD\r
+#define IF1MSK1_MSK _if1msk1.bitc._MSK\r
+__IO_EXTENDED IF1MSK11STR _if1msk11;  \r
+#define IF1MSK11 _if1msk11.word\r
+#define IF1MSK11_MSK0 _if1msk11.bit._MSK0\r
+#define IF1MSK11_MSK1 _if1msk11.bit._MSK1\r
+#define IF1MSK11_MSK2 _if1msk11.bit._MSK2\r
+#define IF1MSK11_MSK3 _if1msk11.bit._MSK3\r
+#define IF1MSK11_MSK4 _if1msk11.bit._MSK4\r
+#define IF1MSK11_MSK5 _if1msk11.bit._MSK5\r
+#define IF1MSK11_MSK6 _if1msk11.bit._MSK6\r
+#define IF1MSK11_MSK7 _if1msk11.bit._MSK7\r
+#define IF1MSK11_MSK8 _if1msk11.bit._MSK8\r
+#define IF1MSK11_MSK9 _if1msk11.bit._MSK9\r
+#define IF1MSK11_MSK10 _if1msk11.bit._MSK10\r
+#define IF1MSK11_MSK11 _if1msk11.bit._MSK11\r
+#define IF1MSK11_MSK12 _if1msk11.bit._MSK12\r
+#define IF1MSK11_MSK13 _if1msk11.bit._MSK13\r
+#define IF1MSK11_MSK14 _if1msk11.bit._MSK14\r
+#define IF1MSK11_MSK15 _if1msk11.bit._MSK15\r
+__IO_EXTENDED IF1MSK1L1STR _if1msk1l1;  \r
+#define IF1MSK1L1 _if1msk1l1.byte\r
+#define IF1MSK1L1_MSK0 _if1msk1l1.bit._MSK0\r
+#define IF1MSK1L1_MSK1 _if1msk1l1.bit._MSK1\r
+#define IF1MSK1L1_MSK2 _if1msk1l1.bit._MSK2\r
+#define IF1MSK1L1_MSK3 _if1msk1l1.bit._MSK3\r
+#define IF1MSK1L1_MSK4 _if1msk1l1.bit._MSK4\r
+#define IF1MSK1L1_MSK5 _if1msk1l1.bit._MSK5\r
+#define IF1MSK1L1_MSK6 _if1msk1l1.bit._MSK6\r
+#define IF1MSK1L1_MSK7 _if1msk1l1.bit._MSK7\r
+__IO_EXTENDED IF1MSK1H1STR _if1msk1h1;  \r
+#define IF1MSK1H1 _if1msk1h1.byte\r
+#define IF1MSK1H1_MSK8 _if1msk1h1.bit._MSK8\r
+#define IF1MSK1H1_MSK9 _if1msk1h1.bit._MSK9\r
+#define IF1MSK1H1_MSK10 _if1msk1h1.bit._MSK10\r
+#define IF1MSK1H1_MSK11 _if1msk1h1.bit._MSK11\r
+#define IF1MSK1H1_MSK12 _if1msk1h1.bit._MSK12\r
+#define IF1MSK1H1_MSK13 _if1msk1h1.bit._MSK13\r
+#define IF1MSK1H1_MSK14 _if1msk1h1.bit._MSK14\r
+#define IF1MSK1H1_MSK15 _if1msk1h1.bit._MSK15\r
+__IO_EXTENDED IF1MSK21STR _if1msk21;  \r
+#define IF1MSK21 _if1msk21.word\r
+#define IF1MSK21_MSK16 _if1msk21.bit._MSK16\r
+#define IF1MSK21_MSK17 _if1msk21.bit._MSK17\r
+#define IF1MSK21_MSK18 _if1msk21.bit._MSK18\r
+#define IF1MSK21_MSK19 _if1msk21.bit._MSK19\r
+#define IF1MSK21_MSK20 _if1msk21.bit._MSK20\r
+#define IF1MSK21_MSK21 _if1msk21.bit._MSK21\r
+#define IF1MSK21_MSK22 _if1msk21.bit._MSK22\r
+#define IF1MSK21_MSK23 _if1msk21.bit._MSK23\r
+#define IF1MSK21_MSK24 _if1msk21.bit._MSK24\r
+#define IF1MSK21_MSK25 _if1msk21.bit._MSK25\r
+#define IF1MSK21_MSK26 _if1msk21.bit._MSK26\r
+#define IF1MSK21_MSK27 _if1msk21.bit._MSK27\r
+#define IF1MSK21_MSK28 _if1msk21.bit._MSK28\r
+#define IF1MSK21_MDIR _if1msk21.bit._MDIR\r
+#define IF1MSK21_MXTD _if1msk21.bit._MXTD\r
+__IO_EXTENDED IF1MSK2L1STR _if1msk2l1;  \r
+#define IF1MSK2L1 _if1msk2l1.byte\r
+#define IF1MSK2L1_MSK16 _if1msk2l1.bit._MSK16\r
+#define IF1MSK2L1_MSK17 _if1msk2l1.bit._MSK17\r
+#define IF1MSK2L1_MSK18 _if1msk2l1.bit._MSK18\r
+#define IF1MSK2L1_MSK19 _if1msk2l1.bit._MSK19\r
+#define IF1MSK2L1_MSK20 _if1msk2l1.bit._MSK20\r
+#define IF1MSK2L1_MSK21 _if1msk2l1.bit._MSK21\r
+#define IF1MSK2L1_MSK22 _if1msk2l1.bit._MSK22\r
+#define IF1MSK2L1_MSK23 _if1msk2l1.bit._MSK23\r
+__IO_EXTENDED IF1MSK2H1STR _if1msk2h1;  \r
+#define IF1MSK2H1 _if1msk2h1.byte\r
+#define IF1MSK2H1_MSK24 _if1msk2h1.bit._MSK24\r
+#define IF1MSK2H1_MSK25 _if1msk2h1.bit._MSK25\r
+#define IF1MSK2H1_MSK26 _if1msk2h1.bit._MSK26\r
+#define IF1MSK2H1_MSK27 _if1msk2h1.bit._MSK27\r
+#define IF1MSK2H1_MSK28 _if1msk2h1.bit._MSK28\r
+#define IF1MSK2H1_MDIR _if1msk2h1.bit._MDIR\r
+#define IF1MSK2H1_MXTD _if1msk2h1.bit._MXTD\r
+__IO_EXTENDED IF1ARB1STR _if1arb1;  \r
+#define IF1ARB1 _if1arb1.lword\r
+#define IF1ARB1_ID0 _if1arb1.bit._ID0\r
+#define IF1ARB1_ID1 _if1arb1.bit._ID1\r
+#define IF1ARB1_ID2 _if1arb1.bit._ID2\r
+#define IF1ARB1_ID3 _if1arb1.bit._ID3\r
+#define IF1ARB1_ID4 _if1arb1.bit._ID4\r
+#define IF1ARB1_ID5 _if1arb1.bit._ID5\r
+#define IF1ARB1_ID6 _if1arb1.bit._ID6\r
+#define IF1ARB1_ID7 _if1arb1.bit._ID7\r
+#define IF1ARB1_ID8 _if1arb1.bit._ID8\r
+#define IF1ARB1_ID9 _if1arb1.bit._ID9\r
+#define IF1ARB1_ID10 _if1arb1.bit._ID10\r
+#define IF1ARB1_ID11 _if1arb1.bit._ID11\r
+#define IF1ARB1_ID12 _if1arb1.bit._ID12\r
+#define IF1ARB1_ID13 _if1arb1.bit._ID13\r
+#define IF1ARB1_ID14 _if1arb1.bit._ID14\r
+#define IF1ARB1_ID15 _if1arb1.bit._ID15\r
+#define IF1ARB1_ID16 _if1arb1.bit._ID16\r
+#define IF1ARB1_ID17 _if1arb1.bit._ID17\r
+#define IF1ARB1_ID18 _if1arb1.bit._ID18\r
+#define IF1ARB1_ID19 _if1arb1.bit._ID19\r
+#define IF1ARB1_ID20 _if1arb1.bit._ID20\r
+#define IF1ARB1_ID21 _if1arb1.bit._ID21\r
+#define IF1ARB1_ID22 _if1arb1.bit._ID22\r
+#define IF1ARB1_ID23 _if1arb1.bit._ID23\r
+#define IF1ARB1_ID24 _if1arb1.bit._ID24\r
+#define IF1ARB1_ID25 _if1arb1.bit._ID25\r
+#define IF1ARB1_ID26 _if1arb1.bit._ID26\r
+#define IF1ARB1_ID27 _if1arb1.bit._ID27\r
+#define IF1ARB1_ID28 _if1arb1.bit._ID28\r
+#define IF1ARB1_DIR _if1arb1.bit._DIR\r
+#define IF1ARB1_XTD _if1arb1.bit._XTD\r
+#define IF1ARB1_MSGVAL _if1arb1.bit._MSGVAL\r
+#define IF1ARB1_ID _if1arb1.bitc._ID\r
+__IO_EXTENDED IF1ARB11STR _if1arb11;  \r
+#define IF1ARB11 _if1arb11.word\r
+#define IF1ARB11_ID0 _if1arb11.bit._ID0\r
+#define IF1ARB11_ID1 _if1arb11.bit._ID1\r
+#define IF1ARB11_ID2 _if1arb11.bit._ID2\r
+#define IF1ARB11_ID3 _if1arb11.bit._ID3\r
+#define IF1ARB11_ID4 _if1arb11.bit._ID4\r
+#define IF1ARB11_ID5 _if1arb11.bit._ID5\r
+#define IF1ARB11_ID6 _if1arb11.bit._ID6\r
+#define IF1ARB11_ID7 _if1arb11.bit._ID7\r
+#define IF1ARB11_ID8 _if1arb11.bit._ID8\r
+#define IF1ARB11_ID9 _if1arb11.bit._ID9\r
+#define IF1ARB11_ID10 _if1arb11.bit._ID10\r
+#define IF1ARB11_ID11 _if1arb11.bit._ID11\r
+#define IF1ARB11_ID12 _if1arb11.bit._ID12\r
+#define IF1ARB11_ID13 _if1arb11.bit._ID13\r
+#define IF1ARB11_ID14 _if1arb11.bit._ID14\r
+#define IF1ARB11_ID15 _if1arb11.bit._ID15\r
+__IO_EXTENDED IF1ARB1L1STR _if1arb1l1;  \r
+#define IF1ARB1L1 _if1arb1l1.byte\r
+#define IF1ARB1L1_ID0 _if1arb1l1.bit._ID0\r
+#define IF1ARB1L1_ID1 _if1arb1l1.bit._ID1\r
+#define IF1ARB1L1_ID2 _if1arb1l1.bit._ID2\r
+#define IF1ARB1L1_ID3 _if1arb1l1.bit._ID3\r
+#define IF1ARB1L1_ID4 _if1arb1l1.bit._ID4\r
+#define IF1ARB1L1_ID5 _if1arb1l1.bit._ID5\r
+#define IF1ARB1L1_ID6 _if1arb1l1.bit._ID6\r
+#define IF1ARB1L1_ID7 _if1arb1l1.bit._ID7\r
+__IO_EXTENDED IF1ARB1H1STR _if1arb1h1;  \r
+#define IF1ARB1H1 _if1arb1h1.byte\r
+#define IF1ARB1H1_ID8 _if1arb1h1.bit._ID8\r
+#define IF1ARB1H1_ID9 _if1arb1h1.bit._ID9\r
+#define IF1ARB1H1_ID10 _if1arb1h1.bit._ID10\r
+#define IF1ARB1H1_ID11 _if1arb1h1.bit._ID11\r
+#define IF1ARB1H1_ID12 _if1arb1h1.bit._ID12\r
+#define IF1ARB1H1_ID13 _if1arb1h1.bit._ID13\r
+#define IF1ARB1H1_ID14 _if1arb1h1.bit._ID14\r
+#define IF1ARB1H1_ID15 _if1arb1h1.bit._ID15\r
+__IO_EXTENDED IF1ARB21STR _if1arb21;  \r
+#define IF1ARB21 _if1arb21.word\r
+#define IF1ARB21_ID16 _if1arb21.bit._ID16\r
+#define IF1ARB21_ID17 _if1arb21.bit._ID17\r
+#define IF1ARB21_ID18 _if1arb21.bit._ID18\r
+#define IF1ARB21_ID19 _if1arb21.bit._ID19\r
+#define IF1ARB21_ID20 _if1arb21.bit._ID20\r
+#define IF1ARB21_ID21 _if1arb21.bit._ID21\r
+#define IF1ARB21_ID22 _if1arb21.bit._ID22\r
+#define IF1ARB21_ID23 _if1arb21.bit._ID23\r
+#define IF1ARB21_ID24 _if1arb21.bit._ID24\r
+#define IF1ARB21_ID25 _if1arb21.bit._ID25\r
+#define IF1ARB21_ID26 _if1arb21.bit._ID26\r
+#define IF1ARB21_ID27 _if1arb21.bit._ID27\r
+#define IF1ARB21_ID28 _if1arb21.bit._ID28\r
+#define IF1ARB21_DIR _if1arb21.bit._DIR\r
+#define IF1ARB21_XTD _if1arb21.bit._XTD\r
+#define IF1ARB21_MSGVAL _if1arb21.bit._MSGVAL\r
+__IO_EXTENDED IF1ARB2L1STR _if1arb2l1;  \r
+#define IF1ARB2L1 _if1arb2l1.byte\r
+#define IF1ARB2L1_ID16 _if1arb2l1.bit._ID16\r
+#define IF1ARB2L1_ID17 _if1arb2l1.bit._ID17\r
+#define IF1ARB2L1_ID18 _if1arb2l1.bit._ID18\r
+#define IF1ARB2L1_ID19 _if1arb2l1.bit._ID19\r
+#define IF1ARB2L1_ID20 _if1arb2l1.bit._ID20\r
+#define IF1ARB2L1_ID21 _if1arb2l1.bit._ID21\r
+#define IF1ARB2L1_ID22 _if1arb2l1.bit._ID22\r
+#define IF1ARB2L1_ID23 _if1arb2l1.bit._ID23\r
+__IO_EXTENDED IF1ARB2H1STR _if1arb2h1;  \r
+#define IF1ARB2H1 _if1arb2h1.byte\r
+#define IF1ARB2H1_ID24 _if1arb2h1.bit._ID24\r
+#define IF1ARB2H1_ID25 _if1arb2h1.bit._ID25\r
+#define IF1ARB2H1_ID26 _if1arb2h1.bit._ID26\r
+#define IF1ARB2H1_ID27 _if1arb2h1.bit._ID27\r
+#define IF1ARB2H1_ID28 _if1arb2h1.bit._ID28\r
+#define IF1ARB2H1_DIR _if1arb2h1.bit._DIR\r
+#define IF1ARB2H1_XTD _if1arb2h1.bit._XTD\r
+#define IF1ARB2H1_MSGVAL _if1arb2h1.bit._MSGVAL\r
+__IO_EXTENDED IF1MCTR1STR _if1mctr1;  \r
+#define IF1MCTR1 _if1mctr1.word\r
+#define IF1MCTR1_DLC0 _if1mctr1.bit._DLC0\r
+#define IF1MCTR1_DLC1 _if1mctr1.bit._DLC1\r
+#define IF1MCTR1_DLC2 _if1mctr1.bit._DLC2\r
+#define IF1MCTR1_DLC3 _if1mctr1.bit._DLC3\r
+#define IF1MCTR1_EOB _if1mctr1.bit._EOB\r
+#define IF1MCTR1_TXRQST _if1mctr1.bit._TXRQST\r
+#define IF1MCTR1_RMTEN _if1mctr1.bit._RMTEN\r
+#define IF1MCTR1_RXIE _if1mctr1.bit._RXIE\r
+#define IF1MCTR1_TXIE _if1mctr1.bit._TXIE\r
+#define IF1MCTR1_UMASK _if1mctr1.bit._UMASK\r
+#define IF1MCTR1_INTPND _if1mctr1.bit._INTPND\r
+#define IF1MCTR1_MSGLST _if1mctr1.bit._MSGLST\r
+#define IF1MCTR1_NEWDAT _if1mctr1.bit._NEWDAT\r
+#define IF1MCTR1_DLC _if1mctr1.bitc._DLC\r
+__IO_EXTENDED IF1MCTRL1STR _if1mctrl1;  \r
+#define IF1MCTRL1 _if1mctrl1.byte\r
+#define IF1MCTRL1_DLC0 _if1mctrl1.bit._DLC0\r
+#define IF1MCTRL1_DLC1 _if1mctrl1.bit._DLC1\r
+#define IF1MCTRL1_DLC2 _if1mctrl1.bit._DLC2\r
+#define IF1MCTRL1_DLC3 _if1mctrl1.bit._DLC3\r
+#define IF1MCTRL1_EOB _if1mctrl1.bit._EOB\r
+#define IF1MCTRL1_DLC _if1mctrl1.bitc._DLC\r
+__IO_EXTENDED IF1MCTRH1STR _if1mctrh1;  \r
+#define IF1MCTRH1 _if1mctrh1.byte\r
+#define IF1MCTRH1_TXRQST _if1mctrh1.bit._TXRQST\r
+#define IF1MCTRH1_RMTEN _if1mctrh1.bit._RMTEN\r
+#define IF1MCTRH1_RXIE _if1mctrh1.bit._RXIE\r
+#define IF1MCTRH1_TXIE _if1mctrh1.bit._TXIE\r
+#define IF1MCTRH1_UMASK _if1mctrh1.bit._UMASK\r
+#define IF1MCTRH1_INTPND _if1mctrh1.bit._INTPND\r
+#define IF1MCTRH1_MSGLST _if1mctrh1.bit._MSGLST\r
+#define IF1MCTRH1_NEWDAT _if1mctrh1.bit._NEWDAT\r
+__IO_EXTENDED IF1DTA1STR _if1dta1;  \r
+#define IF1DTA1 _if1dta1.lword\r
+__IO_EXTENDED IF1DTA11STR _if1dta11;  \r
+#define IF1DTA11 _if1dta11.word\r
+__IO_EXTENDED IF1DTA1L1STR _if1dta1l1;  \r
+#define IF1DTA1L1 _if1dta1l1.byte\r
+__IO_EXTENDED IF1DTA1H1STR _if1dta1h1;  \r
+#define IF1DTA1H1 _if1dta1h1.byte\r
+__IO_EXTENDED IF1DTA21STR _if1dta21;  \r
+#define IF1DTA21 _if1dta21.word\r
+__IO_EXTENDED IF1DTA2L1STR _if1dta2l1;  \r
+#define IF1DTA2L1 _if1dta2l1.byte\r
+__IO_EXTENDED IF1DTA2H1STR _if1dta2h1;  \r
+#define IF1DTA2H1 _if1dta2h1.byte\r
+__IO_EXTENDED IF1DTB1STR _if1dtb1;  \r
+#define IF1DTB1 _if1dtb1.lword\r
+__IO_EXTENDED IF1DTB11STR _if1dtb11;  \r
+#define IF1DTB11 _if1dtb11.word\r
+__IO_EXTENDED IF1DTB1L1STR _if1dtb1l1;  \r
+#define IF1DTB1L1 _if1dtb1l1.byte\r
+__IO_EXTENDED IF1DTB1H1STR _if1dtb1h1;  \r
+#define IF1DTB1H1 _if1dtb1h1.byte\r
+__IO_EXTENDED IF1DTB21STR _if1dtb21;  \r
+#define IF1DTB21 _if1dtb21.word\r
+__IO_EXTENDED IF1DTB2L1STR _if1dtb2l1;  \r
+#define IF1DTB2L1 _if1dtb2l1.byte\r
+__IO_EXTENDED IF1DTB2H1STR _if1dtb2h1;  \r
+#define IF1DTB2H1 _if1dtb2h1.byte\r
+__IO_EXTENDED IF2CREQ1STR _if2creq1;  \r
+#define IF2CREQ1 _if2creq1.word\r
+#define IF2CREQ1_MSGN0 _if2creq1.bit._MSGN0\r
+#define IF2CREQ1_MSGN1 _if2creq1.bit._MSGN1\r
+#define IF2CREQ1_MSGN2 _if2creq1.bit._MSGN2\r
+#define IF2CREQ1_MSGN3 _if2creq1.bit._MSGN3\r
+#define IF2CREQ1_MSGN4 _if2creq1.bit._MSGN4\r
+#define IF2CREQ1_MSGN5 _if2creq1.bit._MSGN5\r
+#define IF2CREQ1_MSGN6 _if2creq1.bit._MSGN6\r
+#define IF2CREQ1_MSGN7 _if2creq1.bit._MSGN7\r
+#define IF2CREQ1_BUSY _if2creq1.bit._BUSY\r
+__IO_EXTENDED IF2CREQL1STR _if2creql1;  \r
+#define IF2CREQL1 _if2creql1.byte\r
+#define IF2CREQL1_MSGN0 _if2creql1.bit._MSGN0\r
+#define IF2CREQL1_MSGN1 _if2creql1.bit._MSGN1\r
+#define IF2CREQL1_MSGN2 _if2creql1.bit._MSGN2\r
+#define IF2CREQL1_MSGN3 _if2creql1.bit._MSGN3\r
+#define IF2CREQL1_MSGN4 _if2creql1.bit._MSGN4\r
+#define IF2CREQL1_MSGN5 _if2creql1.bit._MSGN5\r
+#define IF2CREQL1_MSGN6 _if2creql1.bit._MSGN6\r
+#define IF2CREQL1_MSGN7 _if2creql1.bit._MSGN7\r
+__IO_EXTENDED IF2CREQH1STR _if2creqh1;  \r
+#define IF2CREQH1 _if2creqh1.byte\r
+#define IF2CREQH1_BUSY _if2creqh1.bit._BUSY\r
+__IO_EXTENDED IF2CMSK1STR _if2cmsk1;  \r
+#define IF2CMSK1 _if2cmsk1.word\r
+#define IF2CMSK1_DATAB _if2cmsk1.bit._DATAB\r
+#define IF2CMSK1_DATAA _if2cmsk1.bit._DATAA\r
+#define IF2CMSK1_TXREQ _if2cmsk1.bit._TXREQ\r
+#define IF2CMSK1_CIP _if2cmsk1.bit._CIP\r
+#define IF2CMSK1_CONTROL _if2cmsk1.bit._CONTROL\r
+#define IF2CMSK1_ARB _if2cmsk1.bit._ARB\r
+#define IF2CMSK1_MASK _if2cmsk1.bit._MASK\r
+#define IF2CMSK1_WRRD _if2cmsk1.bit._WRRD\r
+__IO_EXTENDED IF2CMSKL1STR _if2cmskl1;  \r
+#define IF2CMSKL1 _if2cmskl1.byte\r
+#define IF2CMSKL1_DATAB _if2cmskl1.bit._DATAB\r
+#define IF2CMSKL1_DATAA _if2cmskl1.bit._DATAA\r
+#define IF2CMSKL1_TXREQ _if2cmskl1.bit._TXREQ\r
+#define IF2CMSKL1_CIP _if2cmskl1.bit._CIP\r
+#define IF2CMSKL1_CONTROL _if2cmskl1.bit._CONTROL\r
+#define IF2CMSKL1_ARB _if2cmskl1.bit._ARB\r
+#define IF2CMSKL1_MASK _if2cmskl1.bit._MASK\r
+#define IF2CMSKL1_WRRD _if2cmskl1.bit._WRRD\r
+__IO_EXTENDED IF2CMSKH1STR _if2cmskh1;  \r
+#define IF2CMSKH1 _if2cmskh1.byte\r
+__IO_EXTENDED IF2MSK1STR _if2msk1;  \r
+#define IF2MSK1 _if2msk1.lword\r
+#define IF2MSK1_MSK0 _if2msk1.bit._MSK0\r
+#define IF2MSK1_MSK1 _if2msk1.bit._MSK1\r
+#define IF2MSK1_MSK2 _if2msk1.bit._MSK2\r
+#define IF2MSK1_MSK3 _if2msk1.bit._MSK3\r
+#define IF2MSK1_MSK4 _if2msk1.bit._MSK4\r
+#define IF2MSK1_MSK5 _if2msk1.bit._MSK5\r
+#define IF2MSK1_MSK6 _if2msk1.bit._MSK6\r
+#define IF2MSK1_MSK7 _if2msk1.bit._MSK7\r
+#define IF2MSK1_MSK8 _if2msk1.bit._MSK8\r
+#define IF2MSK1_MSK9 _if2msk1.bit._MSK9\r
+#define IF2MSK1_MSK10 _if2msk1.bit._MSK10\r
+#define IF2MSK1_MSK11 _if2msk1.bit._MSK11\r
+#define IF2MSK1_MSK12 _if2msk1.bit._MSK12\r
+#define IF2MSK1_MSK13 _if2msk1.bit._MSK13\r
+#define IF2MSK1_MSK14 _if2msk1.bit._MSK14\r
+#define IF2MSK1_MSK15 _if2msk1.bit._MSK15\r
+#define IF2MSK1_MSK16 _if2msk1.bit._MSK16\r
+#define IF2MSK1_MSK17 _if2msk1.bit._MSK17\r
+#define IF2MSK1_MSK18 _if2msk1.bit._MSK18\r
+#define IF2MSK1_MSK19 _if2msk1.bit._MSK19\r
+#define IF2MSK1_MSK20 _if2msk1.bit._MSK20\r
+#define IF2MSK1_MSK21 _if2msk1.bit._MSK21\r
+#define IF2MSK1_MSK22 _if2msk1.bit._MSK22\r
+#define IF2MSK1_MSK23 _if2msk1.bit._MSK23\r
+#define IF2MSK1_MSK24 _if2msk1.bit._MSK24\r
+#define IF2MSK1_MSK25 _if2msk1.bit._MSK25\r
+#define IF2MSK1_MSK26 _if2msk1.bit._MSK26\r
+#define IF2MSK1_MSK27 _if2msk1.bit._MSK27\r
+#define IF2MSK1_MSK28 _if2msk1.bit._MSK28\r
+#define IF2MSK1_MDIR _if2msk1.bit._MDIR\r
+#define IF2MSK1_MXTD _if2msk1.bit._MXTD\r
+#define IF2MSK1_MSK _if2msk1.bitc._MSK\r
+__IO_EXTENDED IF2MSK11STR _if2msk11;  \r
+#define IF2MSK11 _if2msk11.word\r
+#define IF2MSK11_MSK0 _if2msk11.bit._MSK0\r
+#define IF2MSK11_MSK1 _if2msk11.bit._MSK1\r
+#define IF2MSK11_MSK2 _if2msk11.bit._MSK2\r
+#define IF2MSK11_MSK3 _if2msk11.bit._MSK3\r
+#define IF2MSK11_MSK4 _if2msk11.bit._MSK4\r
+#define IF2MSK11_MSK5 _if2msk11.bit._MSK5\r
+#define IF2MSK11_MSK6 _if2msk11.bit._MSK6\r
+#define IF2MSK11_MSK7 _if2msk11.bit._MSK7\r
+#define IF2MSK11_MSK8 _if2msk11.bit._MSK8\r
+#define IF2MSK11_MSK9 _if2msk11.bit._MSK9\r
+#define IF2MSK11_MSK10 _if2msk11.bit._MSK10\r
+#define IF2MSK11_MSK11 _if2msk11.bit._MSK11\r
+#define IF2MSK11_MSK12 _if2msk11.bit._MSK12\r
+#define IF2MSK11_MSK13 _if2msk11.bit._MSK13\r
+#define IF2MSK11_MSK14 _if2msk11.bit._MSK14\r
+#define IF2MSK11_MSK15 _if2msk11.bit._MSK15\r
+__IO_EXTENDED IF2MSK1L1STR _if2msk1l1;  \r
+#define IF2MSK1L1 _if2msk1l1.byte\r
+#define IF2MSK1L1_MSK0 _if2msk1l1.bit._MSK0\r
+#define IF2MSK1L1_MSK1 _if2msk1l1.bit._MSK1\r
+#define IF2MSK1L1_MSK2 _if2msk1l1.bit._MSK2\r
+#define IF2MSK1L1_MSK3 _if2msk1l1.bit._MSK3\r
+#define IF2MSK1L1_MSK4 _if2msk1l1.bit._MSK4\r
+#define IF2MSK1L1_MSK5 _if2msk1l1.bit._MSK5\r
+#define IF2MSK1L1_MSK6 _if2msk1l1.bit._MSK6\r
+#define IF2MSK1L1_MSK7 _if2msk1l1.bit._MSK7\r
+__IO_EXTENDED IF2MSK1H1STR _if2msk1h1;  \r
+#define IF2MSK1H1 _if2msk1h1.byte\r
+#define IF2MSK1H1_MSK8 _if2msk1h1.bit._MSK8\r
+#define IF2MSK1H1_MSK9 _if2msk1h1.bit._MSK9\r
+#define IF2MSK1H1_MSK10 _if2msk1h1.bit._MSK10\r
+#define IF2MSK1H1_MSK11 _if2msk1h1.bit._MSK11\r
+#define IF2MSK1H1_MSK12 _if2msk1h1.bit._MSK12\r
+#define IF2MSK1H1_MSK13 _if2msk1h1.bit._MSK13\r
+#define IF2MSK1H1_MSK14 _if2msk1h1.bit._MSK14\r
+#define IF2MSK1H1_MSK15 _if2msk1h1.bit._MSK15\r
+__IO_EXTENDED IF2MSK21STR _if2msk21;  \r
+#define IF2MSK21 _if2msk21.word\r
+#define IF2MSK21_MSK16 _if2msk21.bit._MSK16\r
+#define IF2MSK21_MSK17 _if2msk21.bit._MSK17\r
+#define IF2MSK21_MSK18 _if2msk21.bit._MSK18\r
+#define IF2MSK21_MSK19 _if2msk21.bit._MSK19\r
+#define IF2MSK21_MSK20 _if2msk21.bit._MSK20\r
+#define IF2MSK21_MSK21 _if2msk21.bit._MSK21\r
+#define IF2MSK21_MSK22 _if2msk21.bit._MSK22\r
+#define IF2MSK21_MSK23 _if2msk21.bit._MSK23\r
+#define IF2MSK21_MSK24 _if2msk21.bit._MSK24\r
+#define IF2MSK21_MSK25 _if2msk21.bit._MSK25\r
+#define IF2MSK21_MSK26 _if2msk21.bit._MSK26\r
+#define IF2MSK21_MSK27 _if2msk21.bit._MSK27\r
+#define IF2MSK21_MSK28 _if2msk21.bit._MSK28\r
+#define IF2MSK21_MDIR _if2msk21.bit._MDIR\r
+#define IF2MSK21_MXTD _if2msk21.bit._MXTD\r
+__IO_EXTENDED IF2MSK2L1STR _if2msk2l1;  \r
+#define IF2MSK2L1 _if2msk2l1.byte\r
+#define IF2MSK2L1_MSK16 _if2msk2l1.bit._MSK16\r
+#define IF2MSK2L1_MSK17 _if2msk2l1.bit._MSK17\r
+#define IF2MSK2L1_MSK18 _if2msk2l1.bit._MSK18\r
+#define IF2MSK2L1_MSK19 _if2msk2l1.bit._MSK19\r
+#define IF2MSK2L1_MSK20 _if2msk2l1.bit._MSK20\r
+#define IF2MSK2L1_MSK21 _if2msk2l1.bit._MSK21\r
+#define IF2MSK2L1_MSK22 _if2msk2l1.bit._MSK22\r
+#define IF2MSK2L1_MSK23 _if2msk2l1.bit._MSK23\r
+__IO_EXTENDED IF2MSK2H1STR _if2msk2h1;  \r
+#define IF2MSK2H1 _if2msk2h1.byte\r
+#define IF2MSK2H1_MSK24 _if2msk2h1.bit._MSK24\r
+#define IF2MSK2H1_MSK25 _if2msk2h1.bit._MSK25\r
+#define IF2MSK2H1_MSK26 _if2msk2h1.bit._MSK26\r
+#define IF2MSK2H1_MSK27 _if2msk2h1.bit._MSK27\r
+#define IF2MSK2H1_MSK28 _if2msk2h1.bit._MSK28\r
+#define IF2MSK2H1_MDIR _if2msk2h1.bit._MDIR\r
+#define IF2MSK2H1_MXTD _if2msk2h1.bit._MXTD\r
+__IO_EXTENDED IF2ARB1STR _if2arb1;  \r
+#define IF2ARB1 _if2arb1.lword\r
+#define IF2ARB1_ID0 _if2arb1.bit._ID0\r
+#define IF2ARB1_ID1 _if2arb1.bit._ID1\r
+#define IF2ARB1_ID2 _if2arb1.bit._ID2\r
+#define IF2ARB1_ID3 _if2arb1.bit._ID3\r
+#define IF2ARB1_ID4 _if2arb1.bit._ID4\r
+#define IF2ARB1_ID5 _if2arb1.bit._ID5\r
+#define IF2ARB1_ID6 _if2arb1.bit._ID6\r
+#define IF2ARB1_ID7 _if2arb1.bit._ID7\r
+#define IF2ARB1_ID8 _if2arb1.bit._ID8\r
+#define IF2ARB1_ID9 _if2arb1.bit._ID9\r
+#define IF2ARB1_ID10 _if2arb1.bit._ID10\r
+#define IF2ARB1_ID11 _if2arb1.bit._ID11\r
+#define IF2ARB1_ID12 _if2arb1.bit._ID12\r
+#define IF2ARB1_ID13 _if2arb1.bit._ID13\r
+#define IF2ARB1_ID14 _if2arb1.bit._ID14\r
+#define IF2ARB1_ID15 _if2arb1.bit._ID15\r
+#define IF2ARB1_ID16 _if2arb1.bit._ID16\r
+#define IF2ARB1_ID17 _if2arb1.bit._ID17\r
+#define IF2ARB1_ID18 _if2arb1.bit._ID18\r
+#define IF2ARB1_ID19 _if2arb1.bit._ID19\r
+#define IF2ARB1_ID20 _if2arb1.bit._ID20\r
+#define IF2ARB1_ID21 _if2arb1.bit._ID21\r
+#define IF2ARB1_ID22 _if2arb1.bit._ID22\r
+#define IF2ARB1_ID23 _if2arb1.bit._ID23\r
+#define IF2ARB1_ID24 _if2arb1.bit._ID24\r
+#define IF2ARB1_ID25 _if2arb1.bit._ID25\r
+#define IF2ARB1_ID26 _if2arb1.bit._ID26\r
+#define IF2ARB1_ID27 _if2arb1.bit._ID27\r
+#define IF2ARB1_ID28 _if2arb1.bit._ID28\r
+#define IF2ARB1_DIR _if2arb1.bit._DIR\r
+#define IF2ARB1_XTD _if2arb1.bit._XTD\r
+#define IF2ARB1_MSGVAL _if2arb1.bit._MSGVAL\r
+#define IF2ARB1_ID _if2arb1.bitc._ID\r
+__IO_EXTENDED IF2ARB11STR _if2arb11;  \r
+#define IF2ARB11 _if2arb11.word\r
+#define IF2ARB11_ID0 _if2arb11.bit._ID0\r
+#define IF2ARB11_ID1 _if2arb11.bit._ID1\r
+#define IF2ARB11_ID2 _if2arb11.bit._ID2\r
+#define IF2ARB11_ID3 _if2arb11.bit._ID3\r
+#define IF2ARB11_ID4 _if2arb11.bit._ID4\r
+#define IF2ARB11_ID5 _if2arb11.bit._ID5\r
+#define IF2ARB11_ID6 _if2arb11.bit._ID6\r
+#define IF2ARB11_ID7 _if2arb11.bit._ID7\r
+#define IF2ARB11_ID8 _if2arb11.bit._ID8\r
+#define IF2ARB11_ID9 _if2arb11.bit._ID9\r
+#define IF2ARB11_ID10 _if2arb11.bit._ID10\r
+#define IF2ARB11_ID11 _if2arb11.bit._ID11\r
+#define IF2ARB11_ID12 _if2arb11.bit._ID12\r
+#define IF2ARB11_ID13 _if2arb11.bit._ID13\r
+#define IF2ARB11_ID14 _if2arb11.bit._ID14\r
+#define IF2ARB11_ID15 _if2arb11.bit._ID15\r
+__IO_EXTENDED IF2ARB1L1STR _if2arb1l1;  \r
+#define IF2ARB1L1 _if2arb1l1.byte\r
+#define IF2ARB1L1_ID0 _if2arb1l1.bit._ID0\r
+#define IF2ARB1L1_ID1 _if2arb1l1.bit._ID1\r
+#define IF2ARB1L1_ID2 _if2arb1l1.bit._ID2\r
+#define IF2ARB1L1_ID3 _if2arb1l1.bit._ID3\r
+#define IF2ARB1L1_ID4 _if2arb1l1.bit._ID4\r
+#define IF2ARB1L1_ID5 _if2arb1l1.bit._ID5\r
+#define IF2ARB1L1_ID6 _if2arb1l1.bit._ID6\r
+#define IF2ARB1L1_ID7 _if2arb1l1.bit._ID7\r
+__IO_EXTENDED IF2ARB1H1STR _if2arb1h1;  \r
+#define IF2ARB1H1 _if2arb1h1.byte\r
+#define IF2ARB1H1_ID8 _if2arb1h1.bit._ID8\r
+#define IF2ARB1H1_ID9 _if2arb1h1.bit._ID9\r
+#define IF2ARB1H1_ID10 _if2arb1h1.bit._ID10\r
+#define IF2ARB1H1_ID11 _if2arb1h1.bit._ID11\r
+#define IF2ARB1H1_ID12 _if2arb1h1.bit._ID12\r
+#define IF2ARB1H1_ID13 _if2arb1h1.bit._ID13\r
+#define IF2ARB1H1_ID14 _if2arb1h1.bit._ID14\r
+#define IF2ARB1H1_ID15 _if2arb1h1.bit._ID15\r
+__IO_EXTENDED IF2ARB21STR _if2arb21;  \r
+#define IF2ARB21 _if2arb21.word\r
+#define IF2ARB21_ID16 _if2arb21.bit._ID16\r
+#define IF2ARB21_ID17 _if2arb21.bit._ID17\r
+#define IF2ARB21_ID18 _if2arb21.bit._ID18\r
+#define IF2ARB21_ID19 _if2arb21.bit._ID19\r
+#define IF2ARB21_ID20 _if2arb21.bit._ID20\r
+#define IF2ARB21_ID21 _if2arb21.bit._ID21\r
+#define IF2ARB21_ID22 _if2arb21.bit._ID22\r
+#define IF2ARB21_ID23 _if2arb21.bit._ID23\r
+#define IF2ARB21_ID24 _if2arb21.bit._ID24\r
+#define IF2ARB21_ID25 _if2arb21.bit._ID25\r
+#define IF2ARB21_ID26 _if2arb21.bit._ID26\r
+#define IF2ARB21_ID27 _if2arb21.bit._ID27\r
+#define IF2ARB21_ID28 _if2arb21.bit._ID28\r
+#define IF2ARB21_DIR _if2arb21.bit._DIR\r
+#define IF2ARB21_XTD _if2arb21.bit._XTD\r
+#define IF2ARB21_MSGVAL _if2arb21.bit._MSGVAL\r
+__IO_EXTENDED IF2ARB2L1STR _if2arb2l1;  \r
+#define IF2ARB2L1 _if2arb2l1.byte\r
+#define IF2ARB2L1_ID16 _if2arb2l1.bit._ID16\r
+#define IF2ARB2L1_ID17 _if2arb2l1.bit._ID17\r
+#define IF2ARB2L1_ID18 _if2arb2l1.bit._ID18\r
+#define IF2ARB2L1_ID19 _if2arb2l1.bit._ID19\r
+#define IF2ARB2L1_ID20 _if2arb2l1.bit._ID20\r
+#define IF2ARB2L1_ID21 _if2arb2l1.bit._ID21\r
+#define IF2ARB2L1_ID22 _if2arb2l1.bit._ID22\r
+#define IF2ARB2L1_ID23 _if2arb2l1.bit._ID23\r
+__IO_EXTENDED IF2ARB2H1STR _if2arb2h1;  \r
+#define IF2ARB2H1 _if2arb2h1.byte\r
+#define IF2ARB2H1_ID24 _if2arb2h1.bit._ID24\r
+#define IF2ARB2H1_ID25 _if2arb2h1.bit._ID25\r
+#define IF2ARB2H1_ID26 _if2arb2h1.bit._ID26\r
+#define IF2ARB2H1_ID27 _if2arb2h1.bit._ID27\r
+#define IF2ARB2H1_ID28 _if2arb2h1.bit._ID28\r
+#define IF2ARB2H1_DIR _if2arb2h1.bit._DIR\r
+#define IF2ARB2H1_XTD _if2arb2h1.bit._XTD\r
+#define IF2ARB2H1_MSGVAL _if2arb2h1.bit._MSGVAL\r
+__IO_EXTENDED IF2MCTR1STR _if2mctr1;  \r
+#define IF2MCTR1 _if2mctr1.word\r
+#define IF2MCTR1_DLC0 _if2mctr1.bit._DLC0\r
+#define IF2MCTR1_DLC1 _if2mctr1.bit._DLC1\r
+#define IF2MCTR1_DLC2 _if2mctr1.bit._DLC2\r
+#define IF2MCTR1_DLC3 _if2mctr1.bit._DLC3\r
+#define IF2MCTR1_EOB _if2mctr1.bit._EOB\r
+#define IF2MCTR1_TXRQST _if2mctr1.bit._TXRQST\r
+#define IF2MCTR1_RMTEN _if2mctr1.bit._RMTEN\r
+#define IF2MCTR1_RXIE _if2mctr1.bit._RXIE\r
+#define IF2MCTR1_TXIE _if2mctr1.bit._TXIE\r
+#define IF2MCTR1_UMASK _if2mctr1.bit._UMASK\r
+#define IF2MCTR1_INTPND _if2mctr1.bit._INTPND\r
+#define IF2MCTR1_MSGLST _if2mctr1.bit._MSGLST\r
+#define IF2MCTR1_NEWDAT _if2mctr1.bit._NEWDAT\r
+#define IF2MCTR1_DLC _if2mctr1.bitc._DLC\r
+__IO_EXTENDED IF2MCTRL1STR _if2mctrl1;  \r
+#define IF2MCTRL1 _if2mctrl1.byte\r
+#define IF2MCTRL1_DLC0 _if2mctrl1.bit._DLC0\r
+#define IF2MCTRL1_DLC1 _if2mctrl1.bit._DLC1\r
+#define IF2MCTRL1_DLC2 _if2mctrl1.bit._DLC2\r
+#define IF2MCTRL1_DLC3 _if2mctrl1.bit._DLC3\r
+#define IF2MCTRL1_EOB _if2mctrl1.bit._EOB\r
+#define IF2MCTRL1_DLC _if2mctrl1.bitc._DLC\r
+__IO_EXTENDED IF2MCTRH1STR _if2mctrh1;  \r
+#define IF2MCTRH1 _if2mctrh1.byte\r
+#define IF2MCTRH1_TXRQST _if2mctrh1.bit._TXRQST\r
+#define IF2MCTRH1_RMTEN _if2mctrh1.bit._RMTEN\r
+#define IF2MCTRH1_RXIE _if2mctrh1.bit._RXIE\r
+#define IF2MCTRH1_TXIE _if2mctrh1.bit._TXIE\r
+#define IF2MCTRH1_UMASK _if2mctrh1.bit._UMASK\r
+#define IF2MCTRH1_INTPND _if2mctrh1.bit._INTPND\r
+#define IF2MCTRH1_MSGLST _if2mctrh1.bit._MSGLST\r
+#define IF2MCTRH1_NEWDAT _if2mctrh1.bit._NEWDAT\r
+__IO_EXTENDED IF2DTA1STR _if2dta1;  \r
+#define IF2DTA1 _if2dta1.lword\r
+__IO_EXTENDED IF2DTA11STR _if2dta11;  \r
+#define IF2DTA11 _if2dta11.word\r
+__IO_EXTENDED IF2DTA1L1STR _if2dta1l1;  \r
+#define IF2DTA1L1 _if2dta1l1.byte\r
+__IO_EXTENDED IF2DTA1H1STR _if2dta1h1;  \r
+#define IF2DTA1H1 _if2dta1h1.byte\r
+__IO_EXTENDED IF2DTA21STR _if2dta21;  \r
+#define IF2DTA21 _if2dta21.word\r
+__IO_EXTENDED IF2DTA2L1STR _if2dta2l1;  \r
+#define IF2DTA2L1 _if2dta2l1.byte\r
+__IO_EXTENDED IF2DTA2H1STR _if2dta2h1;  \r
+#define IF2DTA2H1 _if2dta2h1.byte\r
+__IO_EXTENDED IF2DTB1STR _if2dtb1;  \r
+#define IF2DTB1 _if2dtb1.lword\r
+__IO_EXTENDED IF2DTB11STR _if2dtb11;  \r
+#define IF2DTB11 _if2dtb11.word\r
+__IO_EXTENDED IF2DTB1L1STR _if2dtb1l1;  \r
+#define IF2DTB1L1 _if2dtb1l1.byte\r
+__IO_EXTENDED IF2DTB1H1STR _if2dtb1h1;  \r
+#define IF2DTB1H1 _if2dtb1h1.byte\r
+__IO_EXTENDED IF2DTB21STR _if2dtb21;  \r
+#define IF2DTB21 _if2dtb21.word\r
+__IO_EXTENDED IF2DTB2L1STR _if2dtb2l1;  \r
+#define IF2DTB2L1 _if2dtb2l1.byte\r
+__IO_EXTENDED IF2DTB2H1STR _if2dtb2h1;  \r
+#define IF2DTB2H1 _if2dtb2h1.byte\r
+__IO_EXTENDED TREQR1STR _treqr1;  \r
+#define TREQR1 _treqr1.lword\r
+#define TREQR1_TXRQST1 _treqr1.bit._TXRQST1\r
+#define TREQR1_TXRQST2 _treqr1.bit._TXRQST2\r
+#define TREQR1_TXRQST3 _treqr1.bit._TXRQST3\r
+#define TREQR1_TXRQST4 _treqr1.bit._TXRQST4\r
+#define TREQR1_TXRQST5 _treqr1.bit._TXRQST5\r
+#define TREQR1_TXRQST6 _treqr1.bit._TXRQST6\r
+#define TREQR1_TXRQST7 _treqr1.bit._TXRQST7\r
+#define TREQR1_TXRQST8 _treqr1.bit._TXRQST8\r
+#define TREQR1_TXRQST9 _treqr1.bit._TXRQST9\r
+#define TREQR1_TXRQST10 _treqr1.bit._TXRQST10\r
+#define TREQR1_TXRQST11 _treqr1.bit._TXRQST11\r
+#define TREQR1_TXRQST12 _treqr1.bit._TXRQST12\r
+#define TREQR1_TXRQST13 _treqr1.bit._TXRQST13\r
+#define TREQR1_TXRQST14 _treqr1.bit._TXRQST14\r
+#define TREQR1_TXRQST15 _treqr1.bit._TXRQST15\r
+#define TREQR1_TXRQST16 _treqr1.bit._TXRQST16\r
+#define TREQR1_TXRQST17 _treqr1.bit._TXRQST17\r
+#define TREQR1_TXRQST18 _treqr1.bit._TXRQST18\r
+#define TREQR1_TXRQST19 _treqr1.bit._TXRQST19\r
+#define TREQR1_TXRQST20 _treqr1.bit._TXRQST20\r
+#define TREQR1_TXRQST21 _treqr1.bit._TXRQST21\r
+#define TREQR1_TXRQST22 _treqr1.bit._TXRQST22\r
+#define TREQR1_TXRQST23 _treqr1.bit._TXRQST23\r
+#define TREQR1_TXRQST24 _treqr1.bit._TXRQST24\r
+#define TREQR1_TXRQST25 _treqr1.bit._TXRQST25\r
+#define TREQR1_TXRQST26 _treqr1.bit._TXRQST26\r
+#define TREQR1_TXRQST27 _treqr1.bit._TXRQST27\r
+#define TREQR1_TXRQST28 _treqr1.bit._TXRQST28\r
+#define TREQR1_TXRQST29 _treqr1.bit._TXRQST29\r
+#define TREQR1_TXRQST30 _treqr1.bit._TXRQST30\r
+#define TREQR1_TXRQST31 _treqr1.bit._TXRQST31\r
+#define TREQR1_TXRQST32 _treqr1.bit._TXRQST32\r
+#define TREQR1_TXRQST _treqr1.bitc._TXRQST\r
+__IO_EXTENDED TREQR11STR _treqr11;  \r
+#define TREQR11 _treqr11.word\r
+#define TREQR11_TXRQST1 _treqr11.bit._TXRQST1\r
+#define TREQR11_TXRQST2 _treqr11.bit._TXRQST2\r
+#define TREQR11_TXRQST3 _treqr11.bit._TXRQST3\r
+#define TREQR11_TXRQST4 _treqr11.bit._TXRQST4\r
+#define TREQR11_TXRQST5 _treqr11.bit._TXRQST5\r
+#define TREQR11_TXRQST6 _treqr11.bit._TXRQST6\r
+#define TREQR11_TXRQST7 _treqr11.bit._TXRQST7\r
+#define TREQR11_TXRQST8 _treqr11.bit._TXRQST8\r
+#define TREQR11_TXRQST9 _treqr11.bit._TXRQST9\r
+#define TREQR11_TXRQST10 _treqr11.bit._TXRQST10\r
+#define TREQR11_TXRQST11 _treqr11.bit._TXRQST11\r
+#define TREQR11_TXRQST12 _treqr11.bit._TXRQST12\r
+#define TREQR11_TXRQST13 _treqr11.bit._TXRQST13\r
+#define TREQR11_TXRQST14 _treqr11.bit._TXRQST14\r
+#define TREQR11_TXRQST15 _treqr11.bit._TXRQST15\r
+#define TREQR11_TXRQST16 _treqr11.bit._TXRQST16\r
+__IO_EXTENDED TREQR1L1STR _treqr1l1;  \r
+#define TREQR1L1 _treqr1l1.byte\r
+#define TREQR1L1_TXRQST1 _treqr1l1.bit._TXRQST1\r
+#define TREQR1L1_TXRQST2 _treqr1l1.bit._TXRQST2\r
+#define TREQR1L1_TXRQST3 _treqr1l1.bit._TXRQST3\r
+#define TREQR1L1_TXRQST4 _treqr1l1.bit._TXRQST4\r
+#define TREQR1L1_TXRQST5 _treqr1l1.bit._TXRQST5\r
+#define TREQR1L1_TXRQST6 _treqr1l1.bit._TXRQST6\r
+#define TREQR1L1_TXRQST7 _treqr1l1.bit._TXRQST7\r
+#define TREQR1L1_TXRQST8 _treqr1l1.bit._TXRQST8\r
+__IO_EXTENDED TREQR1H1STR _treqr1h1;  \r
+#define TREQR1H1 _treqr1h1.byte\r
+#define TREQR1H1_TXRQST9 _treqr1h1.bit._TXRQST9\r
+#define TREQR1H1_TXRQST10 _treqr1h1.bit._TXRQST10\r
+#define TREQR1H1_TXRQST11 _treqr1h1.bit._TXRQST11\r
+#define TREQR1H1_TXRQST12 _treqr1h1.bit._TXRQST12\r
+#define TREQR1H1_TXRQST13 _treqr1h1.bit._TXRQST13\r
+#define TREQR1H1_TXRQST14 _treqr1h1.bit._TXRQST14\r
+#define TREQR1H1_TXRQST15 _treqr1h1.bit._TXRQST15\r
+#define TREQR1H1_TXRQST16 _treqr1h1.bit._TXRQST16\r
+__IO_EXTENDED TREQR21STR _treqr21;  \r
+#define TREQR21 _treqr21.word\r
+#define TREQR21_TXRQST17 _treqr21.bit._TXRQST17\r
+#define TREQR21_TXRQST18 _treqr21.bit._TXRQST18\r
+#define TREQR21_TXRQST19 _treqr21.bit._TXRQST19\r
+#define TREQR21_TXRQST20 _treqr21.bit._TXRQST20\r
+#define TREQR21_TXRQST21 _treqr21.bit._TXRQST21\r
+#define TREQR21_TXRQST22 _treqr21.bit._TXRQST22\r
+#define TREQR21_TXRQST23 _treqr21.bit._TXRQST23\r
+#define TREQR21_TXRQST24 _treqr21.bit._TXRQST24\r
+#define TREQR21_TXRQST25 _treqr21.bit._TXRQST25\r
+#define TREQR21_TXRQST26 _treqr21.bit._TXRQST26\r
+#define TREQR21_TXRQST27 _treqr21.bit._TXRQST27\r
+#define TREQR21_TXRQST28 _treqr21.bit._TXRQST28\r
+#define TREQR21_TXRQST29 _treqr21.bit._TXRQST29\r
+#define TREQR21_TXRQST30 _treqr21.bit._TXRQST30\r
+#define TREQR21_TXRQST31 _treqr21.bit._TXRQST31\r
+#define TREQR21_TXRQST32 _treqr21.bit._TXRQST32\r
+__IO_EXTENDED TREQR2L1STR _treqr2l1;  \r
+#define TREQR2L1 _treqr2l1.byte\r
+#define TREQR2L1_TXRQST17 _treqr2l1.bit._TXRQST17\r
+#define TREQR2L1_TXRQST18 _treqr2l1.bit._TXRQST18\r
+#define TREQR2L1_TXRQST19 _treqr2l1.bit._TXRQST19\r
+#define TREQR2L1_TXRQST20 _treqr2l1.bit._TXRQST20\r
+#define TREQR2L1_TXRQST21 _treqr2l1.bit._TXRQST21\r
+#define TREQR2L1_TXRQST22 _treqr2l1.bit._TXRQST22\r
+#define TREQR2L1_TXRQST23 _treqr2l1.bit._TXRQST23\r
+#define TREQR2L1_TXRQST24 _treqr2l1.bit._TXRQST24\r
+__IO_EXTENDED TREQR2H1STR _treqr2h1;  \r
+#define TREQR2H1 _treqr2h1.byte\r
+#define TREQR2H1_TXRQST25 _treqr2h1.bit._TXRQST25\r
+#define TREQR2H1_TXRQST26 _treqr2h1.bit._TXRQST26\r
+#define TREQR2H1_TXRQST27 _treqr2h1.bit._TXRQST27\r
+#define TREQR2H1_TXRQST28 _treqr2h1.bit._TXRQST28\r
+#define TREQR2H1_TXRQST29 _treqr2h1.bit._TXRQST29\r
+#define TREQR2H1_TXRQST30 _treqr2h1.bit._TXRQST30\r
+#define TREQR2H1_TXRQST31 _treqr2h1.bit._TXRQST31\r
+#define TREQR2H1_TXRQST32 _treqr2h1.bit._TXRQST32\r
+__IO_EXTENDED NEWDT1STR _newdt1;  \r
+#define NEWDT1 _newdt1.lword\r
+#define NEWDT1_NEWDAT1 _newdt1.bit._NEWDAT1\r
+#define NEWDT1_NEWDAT2 _newdt1.bit._NEWDAT2\r
+#define NEWDT1_NEWDAT3 _newdt1.bit._NEWDAT3\r
+#define NEWDT1_NEWDAT4 _newdt1.bit._NEWDAT4\r
+#define NEWDT1_NEWDAT5 _newdt1.bit._NEWDAT5\r
+#define NEWDT1_NEWDAT6 _newdt1.bit._NEWDAT6\r
+#define NEWDT1_NEWDAT7 _newdt1.bit._NEWDAT7\r
+#define NEWDT1_NEWDAT8 _newdt1.bit._NEWDAT8\r
+#define NEWDT1_NEWDAT9 _newdt1.bit._NEWDAT9\r
+#define NEWDT1_NEWDAT10 _newdt1.bit._NEWDAT10\r
+#define NEWDT1_NEWDAT11 _newdt1.bit._NEWDAT11\r
+#define NEWDT1_NEWDAT12 _newdt1.bit._NEWDAT12\r
+#define NEWDT1_NEWDAT13 _newdt1.bit._NEWDAT13\r
+#define NEWDT1_NEWDAT14 _newdt1.bit._NEWDAT14\r
+#define NEWDT1_NEWDAT15 _newdt1.bit._NEWDAT15\r
+#define NEWDT1_NEWDAT16 _newdt1.bit._NEWDAT16\r
+#define NEWDT1_NEWDAT17 _newdt1.bit._NEWDAT17\r
+#define NEWDT1_NEWDAT18 _newdt1.bit._NEWDAT18\r
+#define NEWDT1_NEWDAT19 _newdt1.bit._NEWDAT19\r
+#define NEWDT1_NEWDAT20 _newdt1.bit._NEWDAT20\r
+#define NEWDT1_NEWDAT21 _newdt1.bit._NEWDAT21\r
+#define NEWDT1_NEWDAT22 _newdt1.bit._NEWDAT22\r
+#define NEWDT1_NEWDAT23 _newdt1.bit._NEWDAT23\r
+#define NEWDT1_NEWDAT24 _newdt1.bit._NEWDAT24\r
+#define NEWDT1_NEWDAT25 _newdt1.bit._NEWDAT25\r
+#define NEWDT1_NEWDAT26 _newdt1.bit._NEWDAT26\r
+#define NEWDT1_NEWDAT27 _newdt1.bit._NEWDAT27\r
+#define NEWDT1_NEWDAT28 _newdt1.bit._NEWDAT28\r
+#define NEWDT1_NEWDAT29 _newdt1.bit._NEWDAT29\r
+#define NEWDT1_NEWDAT30 _newdt1.bit._NEWDAT30\r
+#define NEWDT1_NEWDAT31 _newdt1.bit._NEWDAT31\r
+#define NEWDT1_NEWDAT32 _newdt1.bit._NEWDAT32\r
+#define NEWDT1_NEWDAT _newdt1.bitc._NEWDAT\r
+__IO_EXTENDED NEWDT11STR _newdt11;  \r
+#define NEWDT11 _newdt11.word\r
+#define NEWDT11_NEWDAT1 _newdt11.bit._NEWDAT1\r
+#define NEWDT11_NEWDAT2 _newdt11.bit._NEWDAT2\r
+#define NEWDT11_NEWDAT3 _newdt11.bit._NEWDAT3\r
+#define NEWDT11_NEWDAT4 _newdt11.bit._NEWDAT4\r
+#define NEWDT11_NEWDAT5 _newdt11.bit._NEWDAT5\r
+#define NEWDT11_NEWDAT6 _newdt11.bit._NEWDAT6\r
+#define NEWDT11_NEWDAT7 _newdt11.bit._NEWDAT7\r
+#define NEWDT11_NEWDAT8 _newdt11.bit._NEWDAT8\r
+#define NEWDT11_NEWDAT9 _newdt11.bit._NEWDAT9\r
+#define NEWDT11_NEWDAT10 _newdt11.bit._NEWDAT10\r
+#define NEWDT11_NEWDAT11 _newdt11.bit._NEWDAT11\r
+#define NEWDT11_NEWDAT12 _newdt11.bit._NEWDAT12\r
+#define NEWDT11_NEWDAT13 _newdt11.bit._NEWDAT13\r
+#define NEWDT11_NEWDAT14 _newdt11.bit._NEWDAT14\r
+#define NEWDT11_NEWDAT15 _newdt11.bit._NEWDAT15\r
+#define NEWDT11_NEWDAT16 _newdt11.bit._NEWDAT16\r
+__IO_EXTENDED NEWDT1L1STR _newdt1l1;  \r
+#define NEWDT1L1 _newdt1l1.byte\r
+#define NEWDT1L1_NEWDAT1 _newdt1l1.bit._NEWDAT1\r
+#define NEWDT1L1_NEWDAT2 _newdt1l1.bit._NEWDAT2\r
+#define NEWDT1L1_NEWDAT3 _newdt1l1.bit._NEWDAT3\r
+#define NEWDT1L1_NEWDAT4 _newdt1l1.bit._NEWDAT4\r
+#define NEWDT1L1_NEWDAT5 _newdt1l1.bit._NEWDAT5\r
+#define NEWDT1L1_NEWDAT6 _newdt1l1.bit._NEWDAT6\r
+#define NEWDT1L1_NEWDAT7 _newdt1l1.bit._NEWDAT7\r
+#define NEWDT1L1_NEWDAT8 _newdt1l1.bit._NEWDAT8\r
+__IO_EXTENDED NEWDT1H1STR _newdt1h1;  \r
+#define NEWDT1H1 _newdt1h1.byte\r
+#define NEWDT1H1_NEWDAT9 _newdt1h1.bit._NEWDAT9\r
+#define NEWDT1H1_NEWDAT10 _newdt1h1.bit._NEWDAT10\r
+#define NEWDT1H1_NEWDAT11 _newdt1h1.bit._NEWDAT11\r
+#define NEWDT1H1_NEWDAT12 _newdt1h1.bit._NEWDAT12\r
+#define NEWDT1H1_NEWDAT13 _newdt1h1.bit._NEWDAT13\r
+#define NEWDT1H1_NEWDAT14 _newdt1h1.bit._NEWDAT14\r
+#define NEWDT1H1_NEWDAT15 _newdt1h1.bit._NEWDAT15\r
+#define NEWDT1H1_NEWDAT16 _newdt1h1.bit._NEWDAT16\r
+__IO_EXTENDED NEWDT21STR _newdt21;  \r
+#define NEWDT21 _newdt21.word\r
+#define NEWDT21_NEWDAT17 _newdt21.bit._NEWDAT17\r
+#define NEWDT21_NEWDAT18 _newdt21.bit._NEWDAT18\r
+#define NEWDT21_NEWDAT19 _newdt21.bit._NEWDAT19\r
+#define NEWDT21_NEWDAT20 _newdt21.bit._NEWDAT20\r
+#define NEWDT21_NEWDAT21 _newdt21.bit._NEWDAT21\r
+#define NEWDT21_NEWDAT22 _newdt21.bit._NEWDAT22\r
+#define NEWDT21_NEWDAT23 _newdt21.bit._NEWDAT23\r
+#define NEWDT21_NEWDAT24 _newdt21.bit._NEWDAT24\r
+#define NEWDT21_NEWDAT25 _newdt21.bit._NEWDAT25\r
+#define NEWDT21_NEWDAT26 _newdt21.bit._NEWDAT26\r
+#define NEWDT21_NEWDAT27 _newdt21.bit._NEWDAT27\r
+#define NEWDT21_NEWDAT28 _newdt21.bit._NEWDAT28\r
+#define NEWDT21_NEWDAT29 _newdt21.bit._NEWDAT29\r
+#define NEWDT21_NEWDAT30 _newdt21.bit._NEWDAT30\r
+#define NEWDT21_NEWDAT31 _newdt21.bit._NEWDAT31\r
+#define NEWDT21_NEWDAT32 _newdt21.bit._NEWDAT32\r
+__IO_EXTENDED NEWDT2L1STR _newdt2l1;  \r
+#define NEWDT2L1 _newdt2l1.byte\r
+#define NEWDT2L1_NEWDAT17 _newdt2l1.bit._NEWDAT17\r
+#define NEWDT2L1_NEWDAT18 _newdt2l1.bit._NEWDAT18\r
+#define NEWDT2L1_NEWDAT19 _newdt2l1.bit._NEWDAT19\r
+#define NEWDT2L1_NEWDAT20 _newdt2l1.bit._NEWDAT20\r
+#define NEWDT2L1_NEWDAT21 _newdt2l1.bit._NEWDAT21\r
+#define NEWDT2L1_NEWDAT22 _newdt2l1.bit._NEWDAT22\r
+#define NEWDT2L1_NEWDAT23 _newdt2l1.bit._NEWDAT23\r
+#define NEWDT2L1_NEWDAT24 _newdt2l1.bit._NEWDAT24\r
+__IO_EXTENDED NEWDT2H1STR _newdt2h1;  \r
+#define NEWDT2H1 _newdt2h1.byte\r
+#define NEWDT2H1_NEWDAT25 _newdt2h1.bit._NEWDAT25\r
+#define NEWDT2H1_NEWDAT26 _newdt2h1.bit._NEWDAT26\r
+#define NEWDT2H1_NEWDAT27 _newdt2h1.bit._NEWDAT27\r
+#define NEWDT2H1_NEWDAT28 _newdt2h1.bit._NEWDAT28\r
+#define NEWDT2H1_NEWDAT29 _newdt2h1.bit._NEWDAT29\r
+#define NEWDT2H1_NEWDAT30 _newdt2h1.bit._NEWDAT30\r
+#define NEWDT2H1_NEWDAT31 _newdt2h1.bit._NEWDAT31\r
+#define NEWDT2H1_NEWDAT32 _newdt2h1.bit._NEWDAT32\r
+__IO_EXTENDED INTPND1STR _intpnd1;  \r
+#define INTPND1 _intpnd1.lword\r
+#define INTPND1_INTPND1 _intpnd1.bit._INTPND1\r
+#define INTPND1_INTPND2 _intpnd1.bit._INTPND2\r
+#define INTPND1_INTPND3 _intpnd1.bit._INTPND3\r
+#define INTPND1_INTPND4 _intpnd1.bit._INTPND4\r
+#define INTPND1_INTPND5 _intpnd1.bit._INTPND5\r
+#define INTPND1_INTPND6 _intpnd1.bit._INTPND6\r
+#define INTPND1_INTPND7 _intpnd1.bit._INTPND7\r
+#define INTPND1_INTPND8 _intpnd1.bit._INTPND8\r
+#define INTPND1_INTPND9 _intpnd1.bit._INTPND9\r
+#define INTPND1_INTPND10 _intpnd1.bit._INTPND10\r
+#define INTPND1_INTPND11 _intpnd1.bit._INTPND11\r
+#define INTPND1_INTPND12 _intpnd1.bit._INTPND12\r
+#define INTPND1_INTPND13 _intpnd1.bit._INTPND13\r
+#define INTPND1_INTPND14 _intpnd1.bit._INTPND14\r
+#define INTPND1_INTPND15 _intpnd1.bit._INTPND15\r
+#define INTPND1_INTPND16 _intpnd1.bit._INTPND16\r
+#define INTPND1_INTPND17 _intpnd1.bit._INTPND17\r
+#define INTPND1_INTPND18 _intpnd1.bit._INTPND18\r
+#define INTPND1_INTPND19 _intpnd1.bit._INTPND19\r
+#define INTPND1_INTPND20 _intpnd1.bit._INTPND20\r
+#define INTPND1_INTPND21 _intpnd1.bit._INTPND21\r
+#define INTPND1_INTPND22 _intpnd1.bit._INTPND22\r
+#define INTPND1_INTPND23 _intpnd1.bit._INTPND23\r
+#define INTPND1_INTPND24 _intpnd1.bit._INTPND24\r
+#define INTPND1_INTPND25 _intpnd1.bit._INTPND25\r
+#define INTPND1_INTPND26 _intpnd1.bit._INTPND26\r
+#define INTPND1_INTPND27 _intpnd1.bit._INTPND27\r
+#define INTPND1_INTPND28 _intpnd1.bit._INTPND28\r
+#define INTPND1_INTPND29 _intpnd1.bit._INTPND29\r
+#define INTPND1_INTPND30 _intpnd1.bit._INTPND30\r
+#define INTPND1_INTPND31 _intpnd1.bit._INTPND31\r
+#define INTPND1_INTPND32 _intpnd1.bit._INTPND32\r
+#define INTPND1_INTPND _intpnd1.bitc._INTPND\r
+__IO_EXTENDED INTPND11STR _intpnd11;  \r
+#define INTPND11 _intpnd11.word\r
+#define INTPND11_INTPND1 _intpnd11.bit._INTPND1\r
+#define INTPND11_INTPND2 _intpnd11.bit._INTPND2\r
+#define INTPND11_INTPND3 _intpnd11.bit._INTPND3\r
+#define INTPND11_INTPND4 _intpnd11.bit._INTPND4\r
+#define INTPND11_INTPND5 _intpnd11.bit._INTPND5\r
+#define INTPND11_INTPND6 _intpnd11.bit._INTPND6\r
+#define INTPND11_INTPND7 _intpnd11.bit._INTPND7\r
+#define INTPND11_INTPND8 _intpnd11.bit._INTPND8\r
+#define INTPND11_INTPND9 _intpnd11.bit._INTPND9\r
+#define INTPND11_INTPND10 _intpnd11.bit._INTPND10\r
+#define INTPND11_INTPND11 _intpnd11.bit._INTPND11\r
+#define INTPND11_INTPND12 _intpnd11.bit._INTPND12\r
+#define INTPND11_INTPND13 _intpnd11.bit._INTPND13\r
+#define INTPND11_INTPND14 _intpnd11.bit._INTPND14\r
+#define INTPND11_INTPND15 _intpnd11.bit._INTPND15\r
+#define INTPND11_INTPND16 _intpnd11.bit._INTPND16\r
+__IO_EXTENDED INTPND1L1STR _intpnd1l1;  \r
+#define INTPND1L1 _intpnd1l1.byte\r
+#define INTPND1L1_INTPND1 _intpnd1l1.bit._INTPND1\r
+#define INTPND1L1_INTPND2 _intpnd1l1.bit._INTPND2\r
+#define INTPND1L1_INTPND3 _intpnd1l1.bit._INTPND3\r
+#define INTPND1L1_INTPND4 _intpnd1l1.bit._INTPND4\r
+#define INTPND1L1_INTPND5 _intpnd1l1.bit._INTPND5\r
+#define INTPND1L1_INTPND6 _intpnd1l1.bit._INTPND6\r
+#define INTPND1L1_INTPND7 _intpnd1l1.bit._INTPND7\r
+#define INTPND1L1_INTPND8 _intpnd1l1.bit._INTPND8\r
+__IO_EXTENDED INTPND1H1STR _intpnd1h1;  \r
+#define INTPND1H1 _intpnd1h1.byte\r
+#define INTPND1H1_INTPND9 _intpnd1h1.bit._INTPND9\r
+#define INTPND1H1_INTPND10 _intpnd1h1.bit._INTPND10\r
+#define INTPND1H1_INTPND11 _intpnd1h1.bit._INTPND11\r
+#define INTPND1H1_INTPND12 _intpnd1h1.bit._INTPND12\r
+#define INTPND1H1_INTPND13 _intpnd1h1.bit._INTPND13\r
+#define INTPND1H1_INTPND14 _intpnd1h1.bit._INTPND14\r
+#define INTPND1H1_INTPND15 _intpnd1h1.bit._INTPND15\r
+#define INTPND1H1_INTPND16 _intpnd1h1.bit._INTPND16\r
+__IO_EXTENDED INTPND21STR _intpnd21;  \r
+#define INTPND21 _intpnd21.word\r
+#define INTPND21_INTPND17 _intpnd21.bit._INTPND17\r
+#define INTPND21_INTPND18 _intpnd21.bit._INTPND18\r
+#define INTPND21_INTPND19 _intpnd21.bit._INTPND19\r
+#define INTPND21_INTPND20 _intpnd21.bit._INTPND20\r
+#define INTPND21_INTPND21 _intpnd21.bit._INTPND21\r
+#define INTPND21_INTPND22 _intpnd21.bit._INTPND22\r
+#define INTPND21_INTPND23 _intpnd21.bit._INTPND23\r
+#define INTPND21_INTPND24 _intpnd21.bit._INTPND24\r
+#define INTPND21_INTPND25 _intpnd21.bit._INTPND25\r
+#define INTPND21_INTPND26 _intpnd21.bit._INTPND26\r
+#define INTPND21_INTPND27 _intpnd21.bit._INTPND27\r
+#define INTPND21_INTPND28 _intpnd21.bit._INTPND28\r
+#define INTPND21_INTPND29 _intpnd21.bit._INTPND29\r
+#define INTPND21_INTPND30 _intpnd21.bit._INTPND30\r
+#define INTPND21_INTPND31 _intpnd21.bit._INTPND31\r
+#define INTPND21_INTPND32 _intpnd21.bit._INTPND32\r
+__IO_EXTENDED INTPND2L1STR _intpnd2l1;  \r
+#define INTPND2L1 _intpnd2l1.byte\r
+#define INTPND2L1_INTPND17 _intpnd2l1.bit._INTPND17\r
+#define INTPND2L1_INTPND18 _intpnd2l1.bit._INTPND18\r
+#define INTPND2L1_INTPND19 _intpnd2l1.bit._INTPND19\r
+#define INTPND2L1_INTPND20 _intpnd2l1.bit._INTPND20\r
+#define INTPND2L1_INTPND21 _intpnd2l1.bit._INTPND21\r
+#define INTPND2L1_INTPND22 _intpnd2l1.bit._INTPND22\r
+#define INTPND2L1_INTPND23 _intpnd2l1.bit._INTPND23\r
+#define INTPND2L1_INTPND24 _intpnd2l1.bit._INTPND24\r
+__IO_EXTENDED INTPND2H1STR _intpnd2h1;  \r
+#define INTPND2H1 _intpnd2h1.byte\r
+#define INTPND2H1_INTPND25 _intpnd2h1.bit._INTPND25\r
+#define INTPND2H1_INTPND26 _intpnd2h1.bit._INTPND26\r
+#define INTPND2H1_INTPND27 _intpnd2h1.bit._INTPND27\r
+#define INTPND2H1_INTPND28 _intpnd2h1.bit._INTPND28\r
+#define INTPND2H1_INTPND29 _intpnd2h1.bit._INTPND29\r
+#define INTPND2H1_INTPND30 _intpnd2h1.bit._INTPND30\r
+#define INTPND2H1_INTPND31 _intpnd2h1.bit._INTPND31\r
+#define INTPND2H1_INTPND32 _intpnd2h1.bit._INTPND32\r
+__IO_EXTENDED MSGVAL1STR _msgval1;  \r
+#define MSGVAL1 _msgval1.lword\r
+#define MSGVAL1_MSGVAL1 _msgval1.bit._MSGVAL1\r
+#define MSGVAL1_MSGVAL2 _msgval1.bit._MSGVAL2\r
+#define MSGVAL1_MSGVAL3 _msgval1.bit._MSGVAL3\r
+#define MSGVAL1_MSGVAL4 _msgval1.bit._MSGVAL4\r
+#define MSGVAL1_MSGVAL5 _msgval1.bit._MSGVAL5\r
+#define MSGVAL1_MSGVAL6 _msgval1.bit._MSGVAL6\r
+#define MSGVAL1_MSGVAL7 _msgval1.bit._MSGVAL7\r
+#define MSGVAL1_MSGVAL8 _msgval1.bit._MSGVAL8\r
+#define MSGVAL1_MSGVAL9 _msgval1.bit._MSGVAL9\r
+#define MSGVAL1_MSGVAL10 _msgval1.bit._MSGVAL10\r
+#define MSGVAL1_MSGVAL11 _msgval1.bit._MSGVAL11\r
+#define MSGVAL1_MSGVAL12 _msgval1.bit._MSGVAL12\r
+#define MSGVAL1_MSGVAL13 _msgval1.bit._MSGVAL13\r
+#define MSGVAL1_MSGVAL14 _msgval1.bit._MSGVAL14\r
+#define MSGVAL1_MSGVAL15 _msgval1.bit._MSGVAL15\r
+#define MSGVAL1_MSGVAL16 _msgval1.bit._MSGVAL16\r
+#define MSGVAL1_MSGVAL17 _msgval1.bit._MSGVAL17\r
+#define MSGVAL1_MSGVAL18 _msgval1.bit._MSGVAL18\r
+#define MSGVAL1_MSGVAL19 _msgval1.bit._MSGVAL19\r
+#define MSGVAL1_MSGVAL20 _msgval1.bit._MSGVAL20\r
+#define MSGVAL1_MSGVAL21 _msgval1.bit._MSGVAL21\r
+#define MSGVAL1_MSGVAL22 _msgval1.bit._MSGVAL22\r
+#define MSGVAL1_MSGVAL23 _msgval1.bit._MSGVAL23\r
+#define MSGVAL1_MSGVAL24 _msgval1.bit._MSGVAL24\r
+#define MSGVAL1_MSGVAL25 _msgval1.bit._MSGVAL25\r
+#define MSGVAL1_MSGVAL26 _msgval1.bit._MSGVAL26\r
+#define MSGVAL1_MSGVAL27 _msgval1.bit._MSGVAL27\r
+#define MSGVAL1_MSGVAL28 _msgval1.bit._MSGVAL28\r
+#define MSGVAL1_MSGVAL29 _msgval1.bit._MSGVAL29\r
+#define MSGVAL1_MSGVAL30 _msgval1.bit._MSGVAL30\r
+#define MSGVAL1_MSGVAL31 _msgval1.bit._MSGVAL31\r
+#define MSGVAL1_MSGVAL32 _msgval1.bit._MSGVAL32\r
+#define MSGVAL1_MSGVAL _msgval1.bitc._MSGVAL\r
+__IO_EXTENDED MSGVAL11STR _msgval11;  \r
+#define MSGVAL11 _msgval11.word\r
+#define MSGVAL11_MSGVAL1 _msgval11.bit._MSGVAL1\r
+#define MSGVAL11_MSGVAL2 _msgval11.bit._MSGVAL2\r
+#define MSGVAL11_MSGVAL3 _msgval11.bit._MSGVAL3\r
+#define MSGVAL11_MSGVAL4 _msgval11.bit._MSGVAL4\r
+#define MSGVAL11_MSGVAL5 _msgval11.bit._MSGVAL5\r
+#define MSGVAL11_MSGVAL6 _msgval11.bit._MSGVAL6\r
+#define MSGVAL11_MSGVAL7 _msgval11.bit._MSGVAL7\r
+#define MSGVAL11_MSGVAL8 _msgval11.bit._MSGVAL8\r
+#define MSGVAL11_MSGVAL9 _msgval11.bit._MSGVAL9\r
+#define MSGVAL11_MSGVAL10 _msgval11.bit._MSGVAL10\r
+#define MSGVAL11_MSGVAL11 _msgval11.bit._MSGVAL11\r
+#define MSGVAL11_MSGVAL12 _msgval11.bit._MSGVAL12\r
+#define MSGVAL11_MSGVAL13 _msgval11.bit._MSGVAL13\r
+#define MSGVAL11_MSGVAL14 _msgval11.bit._MSGVAL14\r
+#define MSGVAL11_MSGVAL15 _msgval11.bit._MSGVAL15\r
+#define MSGVAL11_MSGVAL16 _msgval11.bit._MSGVAL16\r
+__IO_EXTENDED MSGVAL1L1STR _msgval1l1;  \r
+#define MSGVAL1L1 _msgval1l1.byte\r
+#define MSGVAL1L1_MSGVAL1 _msgval1l1.bit._MSGVAL1\r
+#define MSGVAL1L1_MSGVAL2 _msgval1l1.bit._MSGVAL2\r
+#define MSGVAL1L1_MSGVAL3 _msgval1l1.bit._MSGVAL3\r
+#define MSGVAL1L1_MSGVAL4 _msgval1l1.bit._MSGVAL4\r
+#define MSGVAL1L1_MSGVAL5 _msgval1l1.bit._MSGVAL5\r
+#define MSGVAL1L1_MSGVAL6 _msgval1l1.bit._MSGVAL6\r
+#define MSGVAL1L1_MSGVAL7 _msgval1l1.bit._MSGVAL7\r
+#define MSGVAL1L1_MSGVAL8 _msgval1l1.bit._MSGVAL8\r
+__IO_EXTENDED MSGVAL1H1STR _msgval1h1;  \r
+#define MSGVAL1H1 _msgval1h1.byte\r
+#define MSGVAL1H1_MSGVAL9 _msgval1h1.bit._MSGVAL9\r
+#define MSGVAL1H1_MSGVAL10 _msgval1h1.bit._MSGVAL10\r
+#define MSGVAL1H1_MSGVAL11 _msgval1h1.bit._MSGVAL11\r
+#define MSGVAL1H1_MSGVAL12 _msgval1h1.bit._MSGVAL12\r
+#define MSGVAL1H1_MSGVAL13 _msgval1h1.bit._MSGVAL13\r
+#define MSGVAL1H1_MSGVAL14 _msgval1h1.bit._MSGVAL14\r
+#define MSGVAL1H1_MSGVAL15 _msgval1h1.bit._MSGVAL15\r
+#define MSGVAL1H1_MSGVAL16 _msgval1h1.bit._MSGVAL16\r
+__IO_EXTENDED MSGVAL21STR _msgval21;  \r
+#define MSGVAL21 _msgval21.word\r
+#define MSGVAL21_MSGVAL17 _msgval21.bit._MSGVAL17\r
+#define MSGVAL21_MSGVAL18 _msgval21.bit._MSGVAL18\r
+#define MSGVAL21_MSGVAL19 _msgval21.bit._MSGVAL19\r
+#define MSGVAL21_MSGVAL20 _msgval21.bit._MSGVAL20\r
+#define MSGVAL21_MSGVAL21 _msgval21.bit._MSGVAL21\r
+#define MSGVAL21_MSGVAL22 _msgval21.bit._MSGVAL22\r
+#define MSGVAL21_MSGVAL23 _msgval21.bit._MSGVAL23\r
+#define MSGVAL21_MSGVAL24 _msgval21.bit._MSGVAL24\r
+#define MSGVAL21_MSGVAL25 _msgval21.bit._MSGVAL25\r
+#define MSGVAL21_MSGVAL26 _msgval21.bit._MSGVAL26\r
+#define MSGVAL21_MSGVAL27 _msgval21.bit._MSGVAL27\r
+#define MSGVAL21_MSGVAL28 _msgval21.bit._MSGVAL28\r
+#define MSGVAL21_MSGVAL29 _msgval21.bit._MSGVAL29\r
+#define MSGVAL21_MSGVAL30 _msgval21.bit._MSGVAL30\r
+#define MSGVAL21_MSGVAL31 _msgval21.bit._MSGVAL31\r
+#define MSGVAL21_MSGVAL32 _msgval21.bit._MSGVAL32\r
+__IO_EXTENDED MSGVAL2L1STR _msgval2l1;  \r
+#define MSGVAL2L1 _msgval2l1.byte\r
+#define MSGVAL2L1_MSGVAL17 _msgval2l1.bit._MSGVAL17\r
+#define MSGVAL2L1_MSGVAL18 _msgval2l1.bit._MSGVAL18\r
+#define MSGVAL2L1_MSGVAL19 _msgval2l1.bit._MSGVAL19\r
+#define MSGVAL2L1_MSGVAL20 _msgval2l1.bit._MSGVAL20\r
+#define MSGVAL2L1_MSGVAL21 _msgval2l1.bit._MSGVAL21\r
+#define MSGVAL2L1_MSGVAL22 _msgval2l1.bit._MSGVAL22\r
+#define MSGVAL2L1_MSGVAL23 _msgval2l1.bit._MSGVAL23\r
+#define MSGVAL2L1_MSGVAL24 _msgval2l1.bit._MSGVAL24\r
+__IO_EXTENDED MSGVAL2H1STR _msgval2h1;  \r
+#define MSGVAL2H1 _msgval2h1.byte\r
+#define MSGVAL2H1_MSGVAL25 _msgval2h1.bit._MSGVAL25\r
+#define MSGVAL2H1_MSGVAL26 _msgval2h1.bit._MSGVAL26\r
+#define MSGVAL2H1_MSGVAL27 _msgval2h1.bit._MSGVAL27\r
+#define MSGVAL2H1_MSGVAL28 _msgval2h1.bit._MSGVAL28\r
+#define MSGVAL2H1_MSGVAL29 _msgval2h1.bit._MSGVAL29\r
+#define MSGVAL2H1_MSGVAL30 _msgval2h1.bit._MSGVAL30\r
+#define MSGVAL2H1_MSGVAL31 _msgval2h1.bit._MSGVAL31\r
+#define MSGVAL2H1_MSGVAL32 _msgval2h1.bit._MSGVAL32\r
+__IO_EXTENDED COER1STR _coer1;  \r
+#define COER1 _coer1.byte\r
+#define COER1_OE _coer1.bit._OE\r
+#  undef ___IOWIDTH\r
+#endif                   /* __MB90XXX_H */\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/serial/serial.c b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/serial/serial.c
new file mode 100644 (file)
index 0000000..1d26f67
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/serial/serial.c
@@ -0,0 +1,218 @@
+/*\r
+       FreeRTOS.org V4.6.1 - Copyright (C) 2003-2007 Richard Barry.\r
+\r
+       This file is part of the FreeRTOS.org distribution.\r
+\r
+       FreeRTOS.org is free software; you can redistribute it and/or modify\r
+       it under the terms of the GNU General Public License as published by\r
+       the Free Software Foundation; either version 2 of the License, or\r
+       (at your option) any later version.\r
+\r
+       FreeRTOS.org is distributed in the hope that it will be useful,\r
+       but WITHOUT ANY WARRANTY; without even the implied warranty of\r
+       MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\r
+       GNU General Public License for more details.\r
+\r
+       You should have received a copy of the GNU General Public License\r
+       along with FreeRTOS.org; if not, write to the Free Software\r
+       Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA\r
+\r
+       A special exception to the GPL can be applied should you wish to distribute\r
+       a combined work that includes FreeRTOS.org, without being obliged to provide\r
+       the source code for any proprietary components.  See the licensing section \r
+       of http://www.FreeRTOS.org for full details of how and when the exception\r
+       can be applied.\r
+\r
+       ***************************************************************************\r
+       See http://www.FreeRTOS.org for documentation, latest information, license \r
+       and contact details.  Please ensure to read the configuration and relevant \r
+       port sections of the online documentation.\r
+\r
+       Also see http://www.SafeRTOS.com a version that has been certified for use\r
+       in safety critical systems, plus commercial licensing, development and\r
+       support options.\r
+       ***************************************************************************\r
+*/\r
+\r
+\r
+/* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.   \r
+ * \r
+ * This file only supports UART 1\r
+ */\r
+\r
+/* Standard includes. */\r
+#include <stdlib.h>\r
+\r
+/* Scheduler includes. */\r
+#include "FreeRTOS.h"\r
+#include "queue.h"\r
+#include "task.h"\r
+\r
+/* Demo application includes. */\r
+#include "serial.h"\r
+\r
+/* The queue used to hold received characters. */\r
+static xQueueHandle xRxedChars; \r
+\r
+/* The queue used to hold characters waiting transmission. */\r
+static xQueueHandle xCharsForTx; \r
+\r
+static volatile portSHORT sTHREEmpty;\r
+\r
+static volatile portSHORT queueFail = pdFALSE;\r
+\r
+/*-----------------------------------------------------------*/\r
+\r
+xComPortHandle xSerialPortInitMinimal( unsigned portLONG ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )\r
+{\r
+\r
+       /* Initialise the hardware. */\r
+       portENTER_CRITICAL();\r
+       {\r
+               /* Create the queues used by the com test task. */\r
+               xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );\r
+               xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );\r
+\r
+               if ( xRxedChars == 0)\r
+               {\r
+                       queueFail = pdTRUE;\r
+               }\r
+               \r
+               if ( xCharsForTx == 0)\r
+               {\r
+                       queueFail = pdTRUE;\r
+               }\r
+               \r
+               /* Initialize UART asynchronous mode */\r
+               BGR0 = configCLKP1_CLOCK_HZ / ulWantedBaud;\r
+                 \r
+               SCR0 = 0x17;    /* 8N1 */\r
+               SMR0 = 0x0d;    /* enable SOT3, Reset, normal mode */\r
+               SSR0 = 0x02;    /* LSB first, enable receive interrupts */\r
+  \r
+               PIER08_IE2 = 1;  /* enable input */\r
+               DDR08_D2 = 0;    /* switch P08_2 to input */\r
+               DDR08_D3 = 1;    /* switch P08_3 to output */\r
+       }\r
+       portEXIT_CRITICAL();\r
+       \r
+       /* Unlike other ports, this serial code does not allow for more than one\r
+       com port.  We therefore don't return a pointer to a port structure and can\r
+       instead just return NULL. */\r
+       return NULL;\r
+}\r
+/*-----------------------------------------------------------*/\r
+\r
+signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed portCHAR *pcRxedChar, portTickType xBlockTime )\r
+{\r
+       /* Get the next character from the buffer.  Return false if no characters\r
+       are available, or arrive before xBlockTime expires. */\r
+       if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )\r
+       {\r
+               return pdTRUE;\r
+       }\r
+       else\r
+       {\r
+               return pdFALSE;\r
+       }\r
+}\r
+/*-----------------------------------------------------------*/\r
+\r
+signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed portCHAR cOutChar, portTickType xBlockTime )\r
+{\r
+signed portBASE_TYPE xReturn;\r
+\r
+       /* Transmit a character. */\r
+       portENTER_CRITICAL();\r
+       {\r
+               if( sTHREEmpty == pdTRUE )\r
+               {\r
+                       /* If sTHREEmpty is true then the UART Tx ISR has indicated that \r
+                       there are no characters queued to be transmitted - so we can\r
+                       write the character directly to the shift Tx register. */\r
+                       sTHREEmpty = pdFALSE;\r
+                       TDR0 = cOutChar;\r
+                       xReturn = pdPASS;\r
+               }\r
+               else\r
+               {\r
+                       /* sTHREEmpty is false, so there are still characters waiting to be\r
+                       transmitted.  We have to queue this character so it gets \r
+                       transmitted     in turn. */\r
+\r
+                       /* Return false if after the block time there is no room on the Tx \r
+                       queue.  It is ok to block inside a critical section as each task\r
+                       maintains it's own critical section status. */\r
+                       if (xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) == pdTRUE)\r
+                       {\r
+                               xReturn = pdPASS;\r
+                       }\r
+                       else\r
+                       {\r
+                               xReturn = pdFAIL;\r
+                       }\r
+               }\r
+               \r
+               if (pdPASS == xReturn)\r
+               {\r
+                       /* Turn on the Tx interrupt so the ISR will remove the character from the\r
+                       queue and send it.   This does not need to be in a critical section as\r
+                       if the interrupt has already removed the character the next interrupt\r
+                       will simply turn off the Tx interrupt again. */\r
+                       SSR0_TIE = 1;\r
+               }\r
+               \r
+       }\r
+       portEXIT_CRITICAL();\r
+\r
+       return pdPASS;\r
+}\r
+/*-----------------------------------------------------------*/\r
+\r
+/*\r
+ * UART RX interrupt service routine.\r
+ */\r
+ __interrupt void UART0_RxISR (void)\r
+{\r
+       volatile signed portCHAR cChar;\r
+       \r
+       /* Get the character from the UART and post it on the queue of Rxed \r
+       characters. */\r
+       cChar = RDR0;\r
+       \r
+       if( xQueueGenericSendFromISR( xRxedChars, (const void * const) &cChar, (signed portBASE_TYPE) pdFALSE, (portBASE_TYPE) 0 ) )\r
+       {\r
+               /*If the post causes a task to wake force a context switch \r
+               as the woken task may have a higher priority than the task we have \r
+               interrupted. */\r
+               portYIELDFromISR();\r
+       }\r
+}\r
+\r
+/*-----------------------------------------------------------*/\r
+\r
+/*\r
+ * UART Tx interrupt service routine.\r
+ */\r
+__interrupt void UART0_TxISR (void)\r
+{\r
+       signed portCHAR cChar;\r
+       signed portBASE_TYPE xTaskWoken;\r
+\r
+       /* The previous character has been transmitted.  See if there are any\r
+       further characters waiting transmission. */\r
+       if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xTaskWoken ) == pdTRUE )\r
+       {\r
+               /* There was another character queued - transmit it now. */\r
+               TDR0 = cChar;\r
+       }\r
+       else\r
+       {\r
+               /* There were no other characters to transmit. */\r
+               sTHREEmpty = pdTRUE;\r
+               \r
+               /* Disable transmit interrupts */\r
+               SSR0_TIE = 0;\r
+       }\r
+}\r
+\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/utility/taskutility.c b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/utility/taskutility.c
new file mode 100644 (file)
index 0000000..85db50e
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/utility/taskutility.c
@@ -0,0 +1,199 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*------------------------------------------------------------------------\r
+  taskutility.C\r
+  - \r
+-------------------------------------------------------------------------*/\r
+\r
+ \r
+/*************************@INCLUDE_START************************/\r
+#include "mb96348hs.h"\r
+#include "FreeRTOS.h"\r
+#include "task.h"\r
+\r
+\r
+static void vUART2Task( void *pvParameters );\r
+\r
+/**************************@INCLUDE_END*************************/\r
+/*********************@GLOBAL_VARIABLES_START*******************/\r
+const char ASCII[] = "0123456789ABCDEF";\r
+\r
+xTaskHandle UART_TaskHandle;\r
+\r
+void InitUart2(void)\r
+{\r
+       /* Initialize UART asynchronous mode */\r
+       BGR2 = configCLKP1_CLOCK_HZ / 9600;     /* 9600 Baud @ CLKP1 - 56 MHz */\r
+                 \r
+       SCR2 = 0x17;    /* 8N1 */\r
+       SMR2 = 0x0d;    /* enable SOT3, Reset, normal mode */\r
+       SSR2 = 0x02;    /* LSB first, enable receive interrupts */\r
+  \r
+       PIER05_IE0 = 1;  /* enable input */\r
+       DDR05_D0 = 0;    /* switch P05_0 to input */\r
+       DDR05_D1 = 1;    /* switch P05_1 to output */\r
+       \r
+}\r
+\r
+void Putch2(char ch)         /* sends a char */\r
+{\r
+  while (SSR2_TDRE == 0);    /* wait for transmit buffer empty         */\r
+  TDR2 = ch;                 /* put ch into buffer                     */\r
+}\r
+\r
+char Getch2(void)            /* waits for and returns incomming char   */\r
+{\r
+  volatile unsigned ch;\r
+  \r
+  while(SSR2_RDRF == 0);        /* wait for data received      */\r
+  if (SSR2_ORE)              /* overrun error          */\r
+  {\r
+    ch = RDR2;              /* reset error flags               */\r
+    return (char)(-1);\r
+  }\r
+  else\r
+  return (RDR2);            /* return char                     */\r
+}\r
+\r
+void Puts2(const char *Name2)  /* Puts a String to UART */\r
+{\r
+  volatile portSHORT i,len;\r
+  len = strlen(Name2);\r
+       \r
+  for (i=0; i<strlen(Name2); i++)   /* go through string                     */\r
+  {\r
+    if (Name2[i] == 10)\r
+      Putch2(13);\r
+    Putch2(Name2[i]);              /* send it out                           */\r
+  }\r
+}\r
+\r
+void Puthex2(unsigned long n, unsigned char digits)\r
+{\r
+   unsigned portCHAR digit=0,div=0,i;\r
+\r
+   div=(4*(digits-1)); /* init shift divisor */\r
+   for (i=0;i<digits;i++)\r
+   {\r
+     digit = ((n >> div)&0xF); /* get hex-digit value */\r
+        Putch2(digit + ((digit < 0xA) ? '0' : 'A' - 0xA));\r
+     div-=4;                   /* next digit shift */\r
+   }\r
+}\r
+\r
+void Putdec2(unsigned long x, int digits)\r
+{\r
+       portSHORT i;\r
+       portCHAR buf[10],sign=1;\r
+       \r
+       if (digits < 0) {     /* should be print of zero? */\r
+         digits *= (-1);\r
+         sign =1;\r
+       }  \r
+       buf[digits]='\0';                       /* end sign of string */\r
+       \r
+       for (i=digits; i>0; i--) {\r
+               buf[i-1] = ASCII[x % 10];\r
+               x = x/10;\r
+       }\r
+\r
+    if ( sign )\r
+    {\r
+         for (i=0; buf[i]=='0'; i++) { /* no print of zero */\r
+               if ( i<digits-1)\r
+                       buf[i] = ' ';\r
+         }             \r
+    }\r
+    \r
+       Puts2(buf);                                     /* send string */\r
+}\r
+\r
+void vTraceListTasks( unsigned portBASE_TYPE uxPriority )\r
+{\r
+       portENTER_CRITICAL();\r
+       InitUart2();\r
+       portENTER_CRITICAL();\r
+       xTaskCreate( vUART2Task , ( signed portCHAR * ) "UART2",  ( unsigned portSHORT ) 2048, ( void * ) NULL, uxPriority, &UART_TaskHandle );\r
+}\r
+\r
+static void vUART2Task( void *pvParameters )\r
+{\r
+       portCHAR tasklist_buff[512];\r
+       portCHAR trace_buff[512];\r
+       unsigned portLONG trace_len;\r
+       signed portLONG i, j, l=0;\r
+       \r
+       unsigned portCHAR ch;   \r
+       \r
+       ( void ) pvParameters;\r
+       \r
+       Puts2("\n -------------MB96348 FreeRTOS DEMO Task List and Trace Utility----------- \n");\r
+\r
+       for(;;)\r
+       {\r
+               Puts2("\n\rPress any of the following keys for the corresponding functionality: ");\r
+\r
+               Puts2("\n\r1: To call vTaskList() and display current task status ");\r
+\r
+               Puts2("\n\r2: To call vTaskStartTrace() and to display trace results once the trace ends");\r
+\r
+               SSR2_RIE=1;\r
+\r
+               vTaskSuspend(NULL);\r
+\r
+               ch=Getch2();\r
+\r
+               switch ( ch ) \r
+               {\r
+                       case '1':\r
+                               vTaskList( ( signed char * ) tasklist_buff );\r
+                               Puts2("\n\rThe current task list is as follows....");\r
+                               Puts2("\n\r----------------------------------------------");\r
+                               Puts2("\n\rName          State  Priority  Stack   Number");\r
+                               Puts2("\n\r----------------------------------------------");\r
+                               Puts2(tasklist_buff);\r
+                               Puts2("\r----------------------------------------------");\r
+                               break;\r
+\r
+                       case '2':\r
+                               vTaskStartTrace(( signed char * ) trace_buff, 512);\r
+                               Puts2("\n\rThe trace started!!");\r
+                               vTaskDelay( ( portTickType ) 500);\r
+                               trace_len = ulTaskEndTrace();\r
+                               Puts2("\n\rThe trace ended!!");\r
+                               Puts2("\n\rThe trace is as follows....");\r
+                               Puts2("\n\r--------------------------------------------------------");\r
+                               Puts2("\n\r  Tick     | Task Number  |     Tick     | Task Number  |");\r
+                               Puts2("\n\r--------------------------------------------------------\n\r");\r
+                               \r
+                               for( i = 0 ; i < trace_len ; i+=4 )\r
+                               {\r
+                                       for( j = i+3 ; j >= i ; j-- )\r
+                                       {\r
+                                               Puthex2(trace_buff[j],2);\r
+                                       }\r
+                                       Puts2("   |   ");\r
+                                       l++;\r
+                                       if ( l == 4)\r
+                                       {\r
+                                               Puts2("\n");\r
+                                               l = 0;\r
+                                       }       \r
+                               }\r
+                               Puts2("\r--------------------------------------------------------");\r
+                               break;\r
+                               \r
+                       default:\r
+                               break;\r
+               }\r
+               Puts2("\n");\r
+       }\r
+}\r
+\r
+__interrupt void UART2_RxISR ( void )\r
+{\r
+       SSR2_RIE=0;\r
+       vTaskResume( UART_TaskHandle );\r
+}\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/vectors.c b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/vectors.c
new file mode 100644 (file)
index 0000000..5e605ac
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/vectors.c
@@ -0,0 +1,179 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*---------------------------------------------------------------------------\r
+  VECTORS.C\r
+  - Interrupt level (priority) setting\r
+  - Interrupt vector definition\r
+-----------------------------------------------------------------------------*/\r
+\r
+#include "mb96348hs.h"\r
+\r
+/*---------------------------------------------------------------------------\r
+   InitIrqLevels()\r
+   This function  pre-sets all interrupt control registers. It can be used\r
+   to set all interrupt priorities in static applications. If this file\r
+   contains assignments to dedicated resources, verify  that the\r
+   appropriate controller is used.\r
+   NOTE: value 7 disables the interrupt and value 0 sets highest priority.\r
+-----------------------------------------------------------------------------*/\r
+\r
+#define MIN_ICR  12\r
+#define MAX_ICR  96\r
+\r
+#define DEFAULT_ILM_MASK 7\r
+\r
+void InitIrqLevels(void)\r
+{\r
+  volatile int irq;\r
+  \r
+  for (irq = MIN_ICR; irq <= MAX_ICR; irq++) \r
+  {\r
+    ICR = (irq << 8) | DEFAULT_ILM_MASK;\r
+  }\r
+\r
+  ICR = ((51 & 0xFF) << 8) | 6;                /* Reload Timer 0 of MB9634x Series */\r
+  ICR = ((12 & 0xFF) << 8) | 6;                /* Delayed interrupt of 16FX Family */\r
+  ICR = (79 << 8) | 5;                         /* UART 0 Rx of MB9634x Series*/\r
+  ICR = (80 << 8) | 5;                         /* UART 0 Tx of MB9634x Series*/\r
+  ICR = (83 << 8) | 5;                         /* UART 2 Rx of MB9634x Series*/\r
+}\r
+\r
+/*---------------------------------------------------------------------------\r
+   Prototypes\r
+   Add your own prototypes here. Each vector definition needs is proto-\r
+   type. Either do it here or include a header file containing them.\r
+-----------------------------------------------------------------------------*/\r
+\r
+__interrupt void DefaultIRQHandler (void);\r
+\r
+extern __interrupt void prvRLT0_TICKISR (void);\r
+extern __interrupt void UART0_RxISR (void);\r
+extern __interrupt void UART0_TxISR (void);\r
+extern __interrupt void vPortYield (void);\r
+extern __interrupt void vPortYieldDelayed (void);\r
+\r
+extern __interrupt void UART2_RxISR (void);\r
+\r
+/*---------------------------------------------------------------------------\r
+   Vector definiton for MB9634x\r
+   Use following statements to define vectors. All resource related\r
+   vectors are predefined. Remaining software interrupts can be added here\r
+   as well.\r
+   NOTE: If software interrupts 0 to 7 are defined here, this might \r
+   conflict with the reset vector in the start-up file.\r
+-----------------------------------------------------------------------------*/\r
+\r
+#pragma intvect DefaultIRQHandler 11   /* Non-maskable Interrupt       */\r
+\r
+#pragma intvect vPortYieldDelayed 12   /* Delayed Interrupt            */\r
+\r
+#pragma intvect DefaultIRQHandler 13   /* RC Timer                     */\r
+#pragma intvect DefaultIRQHandler 14   /* Main Clock Timer             */\r
+#pragma intvect DefaultIRQHandler 15   /* Sub Clock Timer              */\r
+#pragma intvect DefaultIRQHandler 16   /* Reserved                     */\r
+#pragma intvect DefaultIRQHandler 17   /* EXT0                         */\r
+#pragma intvect DefaultIRQHandler 18   /* EXT1                         */\r
+#pragma intvect DefaultIRQHandler 19   /* EXT2                         */\r
+#pragma intvect DefaultIRQHandler 20   /* EXT3                         */\r
+#pragma intvect DefaultIRQHandler 21   /* EXT4                         */\r
+#pragma intvect DefaultIRQHandler 22   /* EXT5                         */\r
+#pragma intvect DefaultIRQHandler 23   /* EXT6                         */\r
+#pragma intvect DefaultIRQHandler 24   /* EXT7                         */\r
+#pragma intvect DefaultIRQHandler 25   /* EXT8                         */\r
+#pragma intvect DefaultIRQHandler 26   /* EXT9                         */\r
+#pragma intvect DefaultIRQHandler 27   /* EXT10                        */\r
+#pragma intvect DefaultIRQHandler 28   /* EXT11                        */\r
+#pragma intvect DefaultIRQHandler 29   /* EXT12                        */\r
+#pragma intvect DefaultIRQHandler 30   /* EXT13                        */\r
+#pragma intvect DefaultIRQHandler 31   /* EXT14                        */\r
+#pragma intvect DefaultIRQHandler 32   /* EXT15                        */\r
+#pragma intvect DefaultIRQHandler 33   /* CAN0                         */\r
+#pragma intvect DefaultIRQHandler 34   /* CAN1                         */\r
+#pragma intvect DefaultIRQHandler 35   /* PPG0                         */\r
+#pragma intvect DefaultIRQHandler 36   /* PPG1                         */\r
+#pragma intvect DefaultIRQHandler 37   /* PPG2                         */\r
+#pragma intvect DefaultIRQHandler 38   /* PPG3                         */\r
+#pragma intvect DefaultIRQHandler 39   /* PPG4                         */\r
+#pragma intvect DefaultIRQHandler 40   /* PPG5                         */\r
+#pragma intvect DefaultIRQHandler 41   /* PPG6                         */\r
+#pragma intvect DefaultIRQHandler 42   /* PPG7                         */\r
+#pragma intvect DefaultIRQHandler 43   /* PPG8                         */\r
+#pragma intvect DefaultIRQHandler 44   /* PPG9                         */\r
+#pragma intvect DefaultIRQHandler 45   /* PPG10                        */\r
+#pragma intvect DefaultIRQHandler 46   /* PPG11                        */\r
+#pragma intvect DefaultIRQHandler 47   /* PPG12                        */\r
+#pragma intvect DefaultIRQHandler 48   /* PPG13                        */\r
+#pragma intvect DefaultIRQHandler 49   /* PPG14                        */\r
+#pragma intvect DefaultIRQHandler 50   /* PPG15                        */\r
+\r
+#pragma intvect prvRLT0_TICKISR   51   /* RLT0                         */\r
+\r
+#pragma intvect DefaultIRQHandler 52   /* RLT1                         */\r
+#pragma intvect DefaultIRQHandler 53   /* RLT2                         */\r
+#pragma intvect DefaultIRQHandler 54   /* RLT3                         */\r
+#pragma intvect DefaultIRQHandler 55   /* PPGRLT - RLT6                */\r
+#pragma intvect DefaultIRQHandler 56   /* ICU0                         */\r
+#pragma intvect DefaultIRQHandler 57   /* ICU1                         */\r
+#pragma intvect DefaultIRQHandler 58   /* ICU2                         */\r
+#pragma intvect DefaultIRQHandler 59   /* ICU3                         */\r
+#pragma intvect DefaultIRQHandler 60   /* ICU4                         */\r
+#pragma intvect DefaultIRQHandler 61   /* ICU5                         */\r
+#pragma intvect DefaultIRQHandler 62   /* ICU6                         */\r
+#pragma intvect DefaultIRQHandler 63   /* ICU7                         */\r
+#pragma intvect DefaultIRQHandler 64   /* OCU0                         */\r
+#pragma intvect DefaultIRQHandler 65   /* OCU1                         */\r
+#pragma intvect DefaultIRQHandler 66   /* OCU2                         */\r
+#pragma intvect DefaultIRQHandler 67   /* OCU3                         */\r
+#pragma intvect DefaultIRQHandler 68   /* OCU4                         */\r
+#pragma intvect DefaultIRQHandler 69   /* OCU5                         */\r
+#pragma intvect DefaultIRQHandler 70   /* OCU6                         */\r
+#pragma intvect DefaultIRQHandler 71   /* OCU7                         */\r
+#pragma intvect DefaultIRQHandler 72   /* FRT0                         */\r
+#pragma intvect DefaultIRQHandler 73   /* FRT1                         */\r
+#pragma intvect DefaultIRQHandler 74   /* I2C0                         */\r
+#pragma intvect DefaultIRQHandler 75   /* I2C1                         */\r
+#pragma intvect DefaultIRQHandler 76   /* ADC                          */\r
+#pragma intvect DefaultIRQHandler 77   /* ALARM0                       */\r
+#pragma intvect DefaultIRQHandler 78   /* ALARM1                       */\r
+\r
+#pragma intvect UART0_RxISR       79   /* LIN-UART 0 RX                */\r
+#pragma intvect UART0_TxISR       80   /* LIN-UART 0 TX                */\r
+\r
+#pragma intvect DefaultIRQHandler 81   /* LIN-UART 1 RX                */\r
+#pragma intvect DefaultIRQHandler 82   /* LIN-UART 1 TX                */\r
+\r
+#pragma intvect UART2_RxISR              83   /* LIN-UART 2 RX                */\r
+\r
+#pragma intvect DefaultIRQHandler 84   /* LIN-UART 2 TX                */\r
+#pragma intvect DefaultIRQHandler 85   /* LIN-UART 3 RX                */\r
+#pragma intvect DefaultIRQHandler 86   /* LIN-UART 3 TX                */\r
+#pragma intvect DefaultIRQHandler 87   /* MAIN FLASH IRQ               */\r
+#pragma intvect DefaultIRQHandler 88   /* SATELLITE FLASH IRQ (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 89   /* LIN-UART 7 RX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 90   /* LIN-UART 7 TX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 91   /* LIN-UART 8 RX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 92   /* LIN-UART 8 TX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 93   /* LIN-UART 9 RX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 94   /* LIN-UART 9 TX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 95   /* RTC (not on all devices)     */\r
+#pragma intvect DefaultIRQHandler 96   /* CAL (not on all devices)     */\r
+\r
+#pragma intvect vPortYield               122  /* INT #122       */\r
+\r
+/*---------------------------------------------------------------------------\r
+   DefaultIRQHandler()\r
+   This function is a placeholder for all vector definitions. Either use\r
+   your own placeholder or add necessary code here. \r
+-----------------------------------------------------------------------------*/\r
+\r
+__interrupt \r
+void DefaultIRQHandler (void)\r
+{\r
+    __DI();                              /* disable interrupts */\r
+    while(1)\r
+    {\r
+        __wait_nop();                    /* halt system */\r
+    }\r
+}
\ No newline at end of file

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/watchdog/watchdog.c b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/watchdog/watchdog.c
new file mode 100644 (file)
index 0000000..2734142
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/watchdog/watchdog.c
@@ -0,0 +1,62 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*------------------------------------------------------------------------\r
+  watchdog.c\r
+  - This file contains the function deefinition for hardware watchdog.\r
+-------------------------------------------------------------------------*/\r
+\r
+#include "mb96348hs.h"\r
+#include "FreeRTOS.h"\r
+#include "task.h"\r
+#include "watchdog.h"\r
+\r
+/*---------------------------------------------------------------------------\r
+ * Setup Watchdog\r
+ *---------------------------------------------------------------------------*/ \r
+#if WATCHDOG != WTC_NONE\r
+void InitWatchdog(void)\r
+{\r
+       WDTC_WTI = WTC_PER_2_23;        /* 2^23/CLKWT */\r
+       WDTC_WTCS = WTC_CLKMC;                  /* CLKWT=CLKMC, Watchdog expiration delay = 2.097s @ 4MHZ CLKMC*/\r
+       WDTCP = 0x00;                                   /* Activate Watchdog, Clear Pattern 0x00 */\r
+}\r
+#endif\r
+\r
+/*---------------------------------------------------------------------------\r
+ * The below task clears the watchdog and blocks itself for WTC_CLR_PER ticks.\r
+ *---------------------------------------------------------------------------*/ \r
+#if WATCHDOG == WTC_IN_TASK    \r
+static void prvWatchdogTask    ( void *pvParameters )\r
+{\r
+       const portTickType xFrequency = WTC_CLR_PER;\r
+    portTickType xLastWakeTime;\r
+\r
+       ( void ) pvParameters;\r
+       \r
+       /* Get currrent tick count */ \r
+       xLastWakeTime = xTaskGetTickCount();\r
+       \r
+    for( ; ; )\r
+    {\r
+               /* Get currrent tick count */ \r
+           xLastWakeTime = xTaskGetTickCount();\r
+               \r
+               Kick_Watchdog();\r
+                          \r
+               /* Block the task for WTC_CLR_PER ticks (1 s) at watchdog overflow period of WTC_PER_2_24 CLKMC cycles */ \r
+               vTaskDelayUntil( &xLastWakeTime, xFrequency );\r
+       } \r
+}\r
+#endif\r
+\r
+/*---------------------------------------------------------------------------\r
+ * The below function creates hardware watchdog task.\r
+ *---------------------------------------------------------------------------*/ \r
+#if WATCHDOG == WTC_IN_TASK    \r
+void vStartWatchdogTask( unsigned portBASE_TYPE uxPriority ) \r
+{\r
+       xTaskCreate( prvWatchdogTask , ( signed portCHAR * ) "KickWTC",   portMINIMAL_STACK_SIZE, ( void * ) NULL, uxPriority, ( xTaskHandle * ) NULL );\r
+}\r
+#endif\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/watchdog/watchdog.h b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/watchdog/watchdog.h
new file mode 100644 (file)
index 0000000..057c6af
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/Src/watchdog/watchdog.h
@@ -0,0 +1,73 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*------------------------------------------------------------------------\r
+  watchdog.h\r
+  - This file contains the defines and function declaration for hardware watchdog.\r
+-------------------------------------------------------------------------*/\r
+/* \r
+ * Clear watchdog defines \r
+ */\r
+#define        WTC_NONE        0               /* Don't initialize and clear watchdog */\r
+#define        WTC_IN_TASK     1               /* Clear Watchdog in dedicated task */\r
+#define        WTC_IN_TICK     2               /* Clear Watchdog in TICK Hook */\r
+#define        WTC_IN_IDLE     3               /* Clear Watchdog in Idle Hook */\r
+\r
+#define WATCHDOG WTC_IN_TASK   /* Clear Watchdog in vWatchdogTask() */\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Watchdog period defines\r
+ */\r
+#define        WTC_PER_2_9             0       /* The watchdog period is 2^9/CLKWT */\r
+#define        WTC_PER_2_10    1       /* The watchdog period is 2^10/CLKWT */\r
+#define        WTC_PER_2_11    2       /* The watchdog period is 2^11/CLKWT */\r
+#define        WTC_PER_2_12    3       /* The watchdog period is 2^12/CLKWT */\r
+#define        WTC_PER_2_13    4       /* The watchdog period is 2^13/CLKWT */\r
+#define        WTC_PER_2_14    5       /* The watchdog period is 2^14/CLKWT */\r
+#define        WTC_PER_2_15    6       /* The watchdog period is 2^15/CLKWT */\r
+#define        WTC_PER_2_16    7       /* The watchdog period is 2^16/CLKWT */\r
+#define        WTC_PER_2_17    8       /* The watchdog period is 2^17/CLKWT */\r
+#define        WTC_PER_2_18    9       /* The watchdog period is 2^18/CLKWT */\r
+#define        WTC_PER_2_19    10      /* The watchdog period is 2^19/CLKWT */\r
+#define        WTC_PER_2_20    11      /* The watchdog period is 2^20/CLKWT */\r
+#define        WTC_PER_2_21    12      /* The watchdog period is 2^21/CLKWT */\r
+#define        WTC_PER_2_22    13      /* The watchdog period is 2^22/CLKWT */\r
+#define        WTC_PER_2_23    14      /* The watchdog period is 2^23/CLKWT */\r
+#define        WTC_PER_2_24    15      /* The watchdog period is 2^24/CLKWT */\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Watchdog Clock source defines\r
+ */\r
+#define        WTC_CLKRC0              0       /* The watchdog clock is CLKRC */\r
+#define        WTC_CLKRC1              1       /* The watchdog clock is CLKRC, \r
+                                                          changing RC clock while watchdog opeation causes reset */\r
+#define        WTC_CLKMC               2       /* The watchdog clock is CLKMC */\r
+#define        WTC_CLKSC               3       /* The watchdog clock is CLKSC */\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Watchdog Reset at transition to Stop mode defines\r
+ */\r
+#define        WTC_RSTP_0              0       /* No watchdog reset at transition to Stop mode */\r
+#define        WTC_RSTP_1              1       /* watchdog reset at transition to Stop mode */ \r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * After every WTC_CLR_PER ticks the watchdog would be cleared in the prvWatchdogTask(). \r
+ * This period needs to be chosed in accordance with the current CLKWT and the above \r
+ * setting WTC_PER_2_XX.\r
+ */\r
+#define        WTC_CLR_PER             100 /* The watchdog clear period in RTOS ticks */\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Kick_watchdog Macro to clear watchdog \r
+ */\r
+#define Kick_Watchdog()                                                        \\r
+       {               WDTCP = 0x00;                                           \\r
+       }\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Watchdog function declarations \r
+ */\r
+void InitWatchdog (void);\r
+void vStartWatchdogTask(unsigned portBASE_TYPE uxPriority);\r
+\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/options.dat b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/options.dat
new file mode 100644 (file)
index 0000000..b8eec85
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/options.dat
@@ -0,0 +1,382 @@
+$CPUSERIES-907\r
+$Prj-Config_1\r
+$0\r
+-g\r
+-w 3\r
+-INF LIST\r
+-D __CONFIG__=1\r
+-I ".\Src"\r
+-I ".\Src\config"\r
+-I ".\Src\watchdog"\r
+-I "..\..\Common\include"\r
+-I "..\..\..\Source\include"\r
+-I "..\..\..\Source\portable\Softune\MB96340"\r
+-O 4\r
+-K SPEED\r
+-model MEDIUM\r
+-B\r
+-Xdof\r
+-xauto 127\r
+-x vTaskSwitchContext,vTaskIncrementTick\r
+-K EOPT\r
+-K LIB\r
+-K UNROLL\r
+$other\r
+-INF srcin  \r
+$time\r
+1201715383\r
+$end\r
+$1\r
+-g\r
+-w 2\r
+-D __CONFIG__=1\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\os"\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\port"\r
+-linf ON\r
+-lsrc ON\r
+-lsec ON\r
+-lcros OFF\r
+-linc ON\r
+-lexp OBJ\r
+-pl 60\r
+-pw 100\r
+-tab 8\r
+-lf\r
+-Xdof\r
+$other\r
+$time\r
+1200396895\r
+$end\r
+$2\r
+-g\r
+-AL 2\r
+-ra _INRAM01=0x000180/0x00037F\r
+-ra _INRAM02=0x002240/0x007FFF\r
+-ro _INROM03=0xF80000/0xFFFFFF\r
+-ro _INROM01=0xDE0000/0xDE7FFF\r
+-ro _INROM02=0xDF0000/0xDF7FFF\r
+-sc CONST/Data/BYTE=0xFF8000\r
+-check_rora\r
+-check_locate\r
+-rg 0\r
+-m\r
+-pl 60\r
+-pw 132\r
+-Xals\r
+-Xalr\r
+-na\r
+-w 2\r
+-Xdof\r
+$other\r
+-Xset_rora\r
+$time\r
+1201865507\r
+$end\r
+$3\r
+-dt s,d,r,a\r
+-pl 60\r
+-pw 132\r
+-g\r
+-Xdof\r
+$other\r
+$time\r
+1201865507\r
+$end\r
+$4\r
+-Xdof\r
+$other\r
+$time\r
+1200395885\r
+$end\r
+$5\r
+$other\r
+$time\r
+1200395885\r
+$end\r
+$Prjend\r
+$Prj-Config_2\r
+$0\r
+-g\r
+-w 3\r
+-INF LIST\r
+-D __CONFIG__=2\r
+-I ".\Src"\r
+-I ".\Src\config"\r
+-I ".\Src\watchdog"\r
+-I "..\..\Common\include"\r
+-I "..\..\..\Source\include"\r
+-I "..\..\..\Source\portable\Softune\MB96340"\r
+-O 4\r
+-K SPEED\r
+-model MEDIUM\r
+-B\r
+-Xdof\r
+-xauto 127\r
+-x vTaskSwitchContext,vTaskIncrementTick\r
+-K EOPT\r
+-K LIB\r
+-K UNROLL\r
+$other\r
+-INF srcin  \r
+$time\r
+1201715383\r
+$end\r
+$1\r
+-g\r
+-w 2\r
+-D __CONFIG__=2\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\os"\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\port"\r
+-linf ON\r
+-lsrc ON\r
+-lsec ON\r
+-lcros OFF\r
+-linc ON\r
+-lexp OBJ\r
+-pl 60\r
+-pw 100\r
+-tab 8\r
+-lf\r
+-Xdof\r
+$other\r
+$time\r
+1200396910\r
+$end\r
+$2\r
+-g\r
+-AL 2\r
+-ra _INRAM01=0x000180/0x00037F\r
+-ra _INRAM02=0x002240/0x007FFF\r
+-ro _INROM03=0xF80000/0xFFFFFF\r
+-ro _INROM01=0xDE0000/0xDE7FFF\r
+-ro _INROM02=0xDF0000/0xDF7FFF\r
+-sc CONST/Data/BYTE=0xFF8000\r
+-check_rora\r
+-check_locate\r
+-rg 0\r
+-m\r
+-pl 60\r
+-pw 132\r
+-Xals\r
+-Xalr\r
+-na\r
+-w 2\r
+-Xdof\r
+$other\r
+-Xset_rora\r
+$time\r
+1201865507\r
+$end\r
+$3\r
+-dt s,d,r,a\r
+-pl 60\r
+-pw 132\r
+-g\r
+-Xdof\r
+$other\r
+$time\r
+1201865507\r
+$end\r
+$4\r
+-Xdof\r
+$other\r
+$time\r
+1200396397\r
+$end\r
+$5\r
+$other\r
+$time\r
+1200396397\r
+$end\r
+$Prjend\r
+$Prj-Config_3\r
+$0\r
+-g\r
+-w 3\r
+-INF LIST\r
+-D __CONFIG__=3\r
+-I ".\Src"\r
+-I ".\Src\config"\r
+-I ".\Src\watchdog"\r
+-I "..\..\Common\include"\r
+-I "..\..\..\Source\include"\r
+-I "..\..\..\Source\portable\Softune\MB96340"\r
+-O 4\r
+-K SPEED\r
+-model MEDIUM\r
+-B\r
+-Xdof\r
+-xauto 127\r
+-x vTaskSwitchContext,vTaskIncrementTick\r
+-K EOPT\r
+-K LIB\r
+-K UNROLL\r
+$other\r
+-INF srcin  \r
+$time\r
+1201715383\r
+$end\r
+$1\r
+-g\r
+-w 2\r
+-D __CONFIG__=3\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\os"\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\port"\r
+-linf ON\r
+-lsrc ON\r
+-lsec ON\r
+-lcros OFF\r
+-linc ON\r
+-lexp OBJ\r
+-pl 60\r
+-pw 100\r
+-tab 8\r
+-lf\r
+-Xdof\r
+$other\r
+$time\r
+1200396949\r
+$end\r
+$2\r
+-g\r
+-AL 2\r
+-ra _INRAM01=0x000180/0x00037F\r
+-ra _INRAM02=0x002240/0x007FFF\r
+-ro _INROM03=0xF80000/0xFFFFFF\r
+-ro _INROM01=0xDE0000/0xDE7FFF\r
+-ro _INROM02=0xDF0000/0xDF7FFF\r
+-sc CONST/Data/BYTE=0xFF8000\r
+-check_rora\r
+-check_locate\r
+-rg 0\r
+-m\r
+-pl 60\r
+-pw 132\r
+-Xals\r
+-Xalr\r
+-na\r
+-w 2\r
+-Xdof\r
+$other\r
+-Xset_rora\r
+$time\r
+1201865507\r
+$end\r
+$3\r
+-dt s,d,r,a\r
+-pl 60\r
+-pw 132\r
+-g\r
+-Xdof\r
+$other\r
+$time\r
+1201865507\r
+$end\r
+$4\r
+-Xdof\r
+$other\r
+$time\r
+1200396397\r
+$end\r
+$5\r
+$other\r
+$time\r
+1200396397\r
+$end\r
+$Prjend\r
+$Prj-Config_4\r
+$0\r
+-g\r
+-w 3\r
+-INF LIST\r
+-D __CONFIG__=4\r
+-I ".\Src"\r
+-I ".\Src\config"\r
+-I ".\Src\watchdog"\r
+-I "..\..\Common\include"\r
+-I "..\..\..\Source\include"\r
+-I "..\..\..\Source\portable\Softune\MB96340"\r
+-O 4\r
+-K SPEED\r
+-model MEDIUM\r
+-B\r
+-Xdof\r
+-xauto 127\r
+-x vTaskSwitchContext,vTaskIncrementTick\r
+-K EOPT\r
+-K LIB\r
+-K UNROLL\r
+$other\r
+-INF srcin  \r
+$time\r
+1201715383\r
+$end\r
+$1\r
+-g\r
+-w 2\r
+-D __CONFIG__=4\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\os"\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\port"\r
+-linf ON\r
+-lsrc ON\r
+-lsec ON\r
+-lcros OFF\r
+-linc ON\r
+-lexp OBJ\r
+-pl 60\r
+-pw 100\r
+-tab 8\r
+-lf\r
+-Xdof\r
+$other\r
+$time\r
+1200396961\r
+$end\r
+$2\r
+-g\r
+-AL 2\r
+-ra _INRAM01=0x000180/0x00037F\r
+-ra _INRAM02=0x002240/0x007FFF\r
+-ro _INROM03=0xF80000/0xFFFFFF\r
+-ro _INROM01=0xDE0000/0xDE7FFF\r
+-ro _INROM02=0xDF0000/0xDF7FFF\r
+-sc CONST/Data/BYTE=0xFF8000\r
+-check_rora\r
+-check_locate\r
+-rg 0\r
+-m\r
+-pl 60\r
+-pw 132\r
+-Xals\r
+-Xalr\r
+-na\r
+-w 2\r
+-Xdof\r
+$other\r
+-Xset_rora\r
+$time\r
+1201865507\r
+$end\r
+$3\r
+-dt s,d,r,a\r
+-pl 60\r
+-pw 132\r
+-g\r
+-Xdof\r
+$other\r
+$time\r
+1201865507\r
+$end\r
+$4\r
+-Xdof\r
+$other\r
+$time\r
+1200396397\r
+$end\r
+$5\r
+$other\r
+$time\r
+1200396397\r
+$end\r
+$Prjend\r
+$CPUSERIESEND\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/readme.txt b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/readme.txt
new file mode 100644 (file)
index 0000000..742c572
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_FLASHCAN100P340/readme.txt
@@ -0,0 +1,133 @@
+==========================================================================\r
+                   Template Project for MB96348HS Series\r
+==========================================================================\r
+                   Fujitsu Microelectronics Europe GmbH                       \r
+   \r
+ The following  software  is for  demonstration  purposes only.  It is not\r
+ fully  tested, nor validated  in order  to fullfill  its task  under  all\r
+ circumstances.  Therefore,  this software or  any part of it must only be\r
+ used in an evaluation laboratory environment.                        \r
+ This software is subject to the rules of our standard DISCLAIMER, that is\r
+ delivered with our SW-tools on the Fujitsu Microcontrollers DVD \r
+ (V5.0 or higher "\START.HTM").\r
+==========================================================================\r
+               \r
+History\r
+Date        Ver     Author  Softune     Description\r
+2007-10-29  1.0     MPi     V30L33R11   original version\r
+2007-11-02  1.1     MPi     V30L33R11   Added the watchdog functionality\r
+                                                                               Used vTaskStartScheduler() instead\r
+                                                                               of xPortStartScheduler()\r
+2007-11-12  1.2     MPi     V30L33R11   Updated FreeRTOS 4.6.1 and tested\r
+2007-11-23  1.3     MPi     V30L33R11   Seperated watchdog functionality in watchdog.c \r
+                                                                               and watchdog.h\r
+2008-01-03  1.4     MPi     V30L33R11   Added portYIELDFromISR() and now all the\r
+                                                                               demo application functions are working.\r
+2008-01-04  1.5     MPi     V30L33R11   Updated FreeRTOS 4.7.0 and tested\r
+2008-01-10  1.6     MPi     V30L33R11   Replaced INT9 with INT #122 in macro portYIELD()\r
+2008-01-15  1.7     MPi     V30L33R11   Integrated SVN releases 1.5 and 1.6.                                   \r
+==========================================================================\r
+1.0.\r
+This is a project is to test the FreeRTOS port for 16FX and the demo application\r
+which runs on FLASH-CAN-100P-240.\r
+\r
+This FreeRTOS port uses the Task Stack pointed by User Stack pointer (USB:USP) for\r
+tasks and the system stack pointed by System Stack pointer (SSB:SSP) for everything\r
+else. \r
+\r
+This port is tested with MEDIUM and LARGE memory model and seems to be working fine.\r
+The define MEMMODEL has to be configured in order to use the corresponding memory\r
+model.\r
+\r
+This port doesnt use any register banking and always uses bank 0. It also consider that\r
+the parameters to the tasks is passed via stack and not via registers.        \r
+\r
+In this port the implemetation of portENTER_CRITICAL() and portEXIT_CRITICAL() macros\r
+is changed in order to make them more efficient. Now usCriticalNesting variable is not\r
+used to keep track of global interrupt enable. Rather the current PS is stored on to \r
+the stack and interrupts are disabled for portENTER_CRITICAL(). And for portEXIT_CRITICAL()\r
+simply the PS is restored from stack.\r
+\r
+1.1.\r
+In this port, the functionality is added to initialize and clear the watchdog in the\r
+dedicated task, Tick Hook or the Idle Hook. The place exactly where the wtachdog can be \r
+cleared can be configured. Though Idle Hook is not an approproiate place to clear the \r
+watchdog, its done here for demonstration purpose only.\r
+\r
+Also from Main function vTaskStartScheduler() function is called instead of xPortStartScheduler().\r
+After doing this change now no more IDLE task is required to be added seperately as \r
+vTaskStartScheduler() adds prvIdleTask() on its own.\r
+\r
+1.2.\r
+Updated the FreeRTOS version to 4.6.1 and tested with the same.\r
+\r
+1.3.\r
+Moved the watchdog functionality to watchdog.c and watchdog.h.\r
+\r
+1.4.\r
+Added portYIELDFromISR() which uses delayed interrupt. This macro needs to be used from the\r
+application ISRs in order to force a context switch from them if required. It should be noted\r
+that the interrupt priority of such application ISRs MUST be always higher than the dealyed \r
+interrupt (currently 23) in order to perform the context switch correctly.\r
+\r
+It should be also noted that the RLT0 and Delayed Interrupt priority MUST be always same in order \r
+to assure correct working of this port.\r
+\r
+Now portYIELD() used software interrupt INT9 instead of delayed interrupt.\r
+\r
+Now all the queue functions works ok.\r
+\r
+Tested with the heap_1.c, heap_2.c and heap_3.c.\r
+\r
+At one time, either of heap_1.c or heap_2.c or heap_3.c needs to be used. Hence the files those are not \r
+required to be used should be removed from the target of the build.\r
+\r
+Added the __STD_LIB_sbrk.c file in order to define the *sbrk() function. This is required while using\r
+heap_3.c file which uses the dynamic memory allocation.\r
+\r
+Made changes to the demo application files crhook.c. Please refer the file and grep for "Added by MPi" \r
+to find the changes. It should be noted that if INCLUDE_StartHookCoRoutines is defined as 0 (i.e. if\r
+vStartHookCoRoutines() functionality is NOT required) then crhook.c file should be removed from target \r
+build and uncomment the vApplicationTickHook() function from main.c should be uncommnented.\r
+\r
+Added taskutility.c file. This file contains vUART2Task() which calls vTaskList() and vTaskStartTrace()\r
+functions.\r
+\r
+If vCreateBlockTimeTasks() is not called then the LED at PDR00_P7 blinks at normal rate (3s).\r
+\r
+This port is tested with MEDIUM and LARGE memory model and working fine.\r
+\r
+configMINIMAL_STACK_SIZE value changed to 172 from 70 in order to make the port work.\r
+\r
+1.5.\r
+Updated the FreeRTOS version to 4.7.0 and tested with the same. Tested for pre-emptive as well as \r
+co-operative approach.\r
+\r
+1.6.\r
+portYIELD() macro now uses INT #122 instead of INT9.\r
+\r
+Optimized functions vParTestToggleLED() and vParTestSetLED() in main.c.\r
+\r
+Now watchdog uses 2^23 as clock prescaler instead of 2^24. Also updated the WTC_CLR_PER in watchdog.h.\r
+\r
+1.7.\r
+It should be noted that the readme, appnote and SVN tag version numbers may be different for the same release.\r
+\r
+This readme is specific to project FreeRTOS_96348hs_FLASHCAN100P340. And this project specifically works\r
+on board FLASH-CAN-100P-240 V1.0 along with MB2198-01 emulator+Softune Workbench.\r
+\r
+Created 4 different configuration Config_1 to Config_4. Each config includes certain demo application function.\r
+More details specific to each configuration can be found in the appnote.\r
+\r
+Used relative path to include files instead of absolute.\r
+\r
+Created config, MemMang, serial and utility subdirectories and moved corresponding functionlaity there.\r
+\r
+Updated config.h, main.c and start.asm in order to have configuration specific build.  \r
+\r
+Clock settings:\r
+---------------\r
+Crystal:  4 MHz\r
+CLKB:    56 MHz\r
+CLKP1:   56 MHz\r
+CLKP2:   56 MHz\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_COM1.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_COM1.sup
new file mode 100644 (file)
index 0000000..ca33b5b
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_COM1.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=RS COM1 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Disable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_COM2.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_COM2.sup
new file mode 100644 (file)
index 0000000..c0373eb
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_COM2.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=RS COM2 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Disable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_LAN.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_LAN.sup
new file mode 100644 (file)
index 0000000..2d593b5
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_LAN.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=LAN 127.0.0.1\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_USB.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_USB.sup
new file mode 100644 (file)
index 0000000..64314f9
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/MB2198-01_USB.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Enable\r
+[Device]\r
+Communication=USB \r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/Simulator.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/Simulator.sup
new file mode 100644 (file)
index 0000000..cc6ec9e
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_1/Simulator.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=1\r
+Virtual CPU File=wv907f1.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Disable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=USB \r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_COM1.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_COM1.sup
new file mode 100644 (file)
index 0000000..ca33b5b
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_COM1.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=RS COM1 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Disable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_COM2.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_COM2.sup
new file mode 100644 (file)
index 0000000..c0373eb
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_COM2.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=RS COM2 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Disable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_LAN.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_LAN.sup
new file mode 100644 (file)
index 0000000..2d593b5
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_LAN.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=LAN 127.0.0.1\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_USB.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_USB.sup
new file mode 100644 (file)
index 0000000..64314f9
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/MB2198-01_USB.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Enable\r
+[Device]\r
+Communication=USB \r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/Simulator.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/Simulator.sup
new file mode 100644 (file)
index 0000000..cc6ec9e
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_2/Simulator.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=1\r
+Virtual CPU File=wv907f1.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Disable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=USB \r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_COM1.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_COM1.sup
new file mode 100644 (file)
index 0000000..ca33b5b
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_COM1.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=RS COM1 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Disable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_COM2.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_COM2.sup
new file mode 100644 (file)
index 0000000..c0373eb
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_COM2.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=RS COM2 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Disable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_LAN.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_LAN.sup
new file mode 100644 (file)
index 0000000..2d593b5
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_LAN.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=LAN 127.0.0.1\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_USB.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_USB.sup
new file mode 100644 (file)
index 0000000..64314f9
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/MB2198-01_USB.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Enable\r
+[Device]\r
+Communication=USB \r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/Simulator.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/Simulator.sup
new file mode 100644 (file)
index 0000000..cc6ec9e
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_3/Simulator.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=1\r
+Virtual CPU File=wv907f1.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Disable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=USB \r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_COM1.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_COM1.sup
new file mode 100644 (file)
index 0000000..ca33b5b
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_COM1.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=RS COM1 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Disable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_COM2.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_COM2.sup
new file mode 100644 (file)
index 0000000..c0373eb
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_COM2.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=RS COM2 115200\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Disable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_LAN.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_LAN.sup
new file mode 100644 (file)
index 0000000..2d593b5
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_LAN.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=LAN 127.0.0.1\r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_USB.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_USB.sup
new file mode 100644 (file)
index 0000000..64314f9
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/MB2198-01_USB.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=0\r
+Virtual CPU File=wv907e4.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Enable\r
+ChangeFlag=Enable\r
+[Device]\r
+Communication=USB \r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/Simulator.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/Simulator.sup
new file mode 100644 (file)
index 0000000..cc6ec9e
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Config_4/Simulator.sup
@@ -0,0 +1,46 @@
+[Information]\r
+DebChangeFlag=1\r
+MCUChangeFlag=1\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+[Debug Type]\r
+Type=1\r
+Virtual CPU File=wv907f1.dll\r
+Core ID=0\r
+Monitor Load=1\r
+Monitor Load Condition=Disable\r
+ChangeFlag=Disable\r
+[Device]\r
+Communication=USB \r
+ProductID=0\r
+Protocol=3\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=\r
+[Start]\r
+Batch File=\r
+[Window]\r
+Flag=Enable\r
+[Path Environment]\r
+Flag=Enable\r
+[Map]\r
+Flag=Enable\r
+[Radix Environment]\r
+Flag=Enable\r
+[Watch Environment]\r
+Flag=Enable\r
+[Exec Environment]\r
+Flag=Enable\r
+[Break Environment]\r
+Flag=Enable\r
+[Emulation Environment]\r
+Flag=Enable\r
+[Monitor Environment]\r
+Flag=Enable\r
+[Error]\r
+Flag=Enable\r
+[Color]\r
+Flag=Enable\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/FreeRTOS_96348hs_SK16FX100PMC.prj b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/FreeRTOS_96348hs_SK16FX100PMC.prj
new file mode 100644 (file)
index 0000000..001609c
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/FreeRTOS_96348hs_SK16FX100PMC.prj
@@ -0,0 +1,1592 @@
+[Version]\r
+DLLVer=02.3005.01.0\r
+PRJVer=1\r
+\r
+[PRJKIND]\r
+mode=1\r
+\r
+[CPUTYPE]\r
+CpuSerise=907\r
+\r
+[DirInfo]\r
+PRJ=E:\FreeRTOS\16FX\96340_FreeRTOS_96348hs\96340_FreeRTOS_96348hs\Demo\MB96340_Softune\FreeRTOS_96348hs_SK16FX100PMC\\r
+\r
+[PrjInfo]\r
+Count=4\r
+PrjInfo-0=Config_1\r
+PrjInfo-1=Config_2\r
+PrjInfo-2=Config_3\r
+PrjInfo-3=Config_4\r
+Active=Config_4\r
+\r
+[MEMBER]\r
+F0=45\r
+F1=0 f Source Files\r
+F2=0 c Src\Main.c\r
+F3=0 a Src\mb96348hs.asm\r
+F4=0 * readme.txt\r
+F5=0 a Src\Start.asm\r
+F6=0 c Src\vectors.c\r
+F7=0 f Source Files\portable\r
+F8=0 c ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F9=0 c ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F10=0 f Source Files\FreeRTOS\r
+F11=0 c ..\..\..\Source\croutine.c\r
+F12=0 c ..\..\..\Source\list.c\r
+F13=0 c ..\..\..\Source\queue.c\r
+F14=0 c ..\..\..\Source\tasks.c\r
+F15=0 f Source Files\Minimal\r
+F16=0 c ..\..\Common\Minimal\AltBlckQ.c\r
+F17=0 c ..\..\Common\Minimal\AltBlock.c\r
+F18=0 c ..\..\Common\Minimal\AltPollQ.c\r
+F19=0 c ..\..\Common\Minimal\AltQTest.c\r
+F20=0 c ..\..\Common\Minimal\BlockQ.c\r
+F21=0 c ..\..\Common\Minimal\blocktim.c\r
+F22=0 c ..\..\Common\Minimal\comtest.c\r
+F23=0 c ..\..\Common\Minimal\countsem.c\r
+F24=0 c ..\..\Common\Minimal\crflash_sk16fx100mpc.c\r
+F25=0 c ..\..\Common\Minimal\crhook.c\r
+F26=0 c ..\..\Common\Minimal\death.c\r
+F27=0 c ..\..\Common\Minimal\dynamic.c\r
+F28=0 c ..\..\Common\Minimal\flash.c\r
+F29=0 c ..\..\Common\Minimal\flop.c\r
+F30=0 c ..\..\Common\Minimal\GenQTest.c\r
+F31=0 c ..\..\Common\Minimal\integer.c\r
+F32=0 c ..\..\Common\Minimal\PollQ.c\r
+F33=0 c ..\..\Common\Minimal\QPeek.c\r
+F34=0 c ..\..\Common\Minimal\semtest.c\r
+F35=0 f Source Files\MemMang\r
+F36=0 c ..\..\..\Source\portable\MemMang\heap_1.c\r
+F37=0 c ..\..\..\Source\portable\MemMang\heap_2.c\r
+F38=0 c ..\..\..\Source\portable\MemMang\heap_3.c\r
+F39=0 f Source Files\serial\r
+F40=0 c Src\serial\serial.c\r
+F41=0 f Source Files\watchdog\r
+F42=0 c Src\watchdog\watchdog.c\r
+F43=0 f Source Files\utility\r
+F44=0 c Src\utility\taskutility.c\r
+F45=0 f Include Files\r
+\r
+[OPTIONFILE]\r
+FILE=options.dat\r
+\r
+[CPUTYPE-Config_1]\r
+CsvFile=Lib\907\907.csv\r
+CpuName=MB96F348HSA\r
+Count=0\r
+\r
+[DirInfo-Config_1]\r
+CONFIG=Config_1\\r
+OBJ=Config_1\OBJ\\r
+LST=Config_1\LST\\r
+OPT=Config_1\OPT\\r
+\r
+[MEMBER-Config_1]\r
+F0=36\r
+F1=0 m 1 Config_1\ABS\FreeRTOS_96348hs_SK16FX100PMC.abs\r
+F2=13 c 1 Src\Main.c\r
+F2-1=- src\mb96348hs.h\r
+F2-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F2-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F2-4=- ..\..\..\Source\include\projdefs.h\r
+F2-5=- Src\config\FreeRTOSConfig.h\r
+F2-6=- ..\..\..\Source\include\portable.h\r
+F2-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F2-8=- ..\..\..\Source\include\task.h\r
+F2-9=- ..\..\..\Source\include\list.h\r
+F2-10=- ..\..\..\Source\include\semphr.h\r
+F2-11=- ..\..\..\Source\include\queue.h\r
+F2-12=- Src\watchdog\watchdog.h\r
+F2-13=- Src\config\config.h\r
+F3=0 a 1 Src\mb96348hs.asm\r
+F4=0 a 1 Src\Start.asm\r
+F5=2 c 1 Src\vectors.c\r
+F5-1=- src\mb96348hs.h\r
+F5-2=- Src\config\config.h\r
+F6=3 c 1 ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F6-1=- Src\config\FreeRTOSConfig.h\r
+F6-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F6-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7=9 c 1 ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F7-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F7-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7-3=- ..\..\..\Source\include\projdefs.h\r
+F7-4=- Src\config\FreeRTOSConfig.h\r
+F7-5=- ..\..\..\Source\include\portable.h\r
+F7-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F7-7=- src\mb96348hs.h\r
+F7-8=- ..\..\..\Source\include\task.h\r
+F7-9=- ..\..\..\Source\include\list.h\r
+F8=10 c 1 ..\..\..\Source\croutine.c\r
+F8-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F8-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F8-3=- ..\..\..\Source\include\projdefs.h\r
+F8-4=- Src\config\FreeRTOSConfig.h\r
+F8-5=- ..\..\..\Source\include\portable.h\r
+F8-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F8-7=- src\mb96348hs.h\r
+F8-8=- ..\..\..\Source\include\task.h\r
+F8-9=- ..\..\..\Source\include\list.h\r
+F8-10=- ..\..\..\Source\include\croutine.h\r
+F9=9 c 1 ..\..\..\Source\list.c\r
+F9-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F9-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F9-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F9-4=- ..\..\..\Source\include\projdefs.h\r
+F9-5=- Src\config\FreeRTOSConfig.h\r
+F9-6=- ..\..\..\Source\include\portable.h\r
+F9-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F9-8=- src\mb96348hs.h\r
+F9-9=- ..\..\..\Source\include\list.h\r
+F10=12 c 1 ..\..\..\Source\queue.c\r
+F10-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F10-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F10-4=- ..\..\..\Source\include\FreeRTOS.h\r
+F10-5=- ..\..\..\Source\include\projdefs.h\r
+F10-6=- Src\config\FreeRTOSConfig.h\r
+F10-7=- ..\..\..\Source\include\portable.h\r
+F10-8=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F10-9=- src\mb96348hs.h\r
+F10-10=- ..\..\..\Source\include\task.h\r
+F10-11=- ..\..\..\Source\include\list.h\r
+F10-12=- ..\..\..\Source\include\croutine.h\r
+F11=13 c 1 ..\..\..\Source\tasks.c\r
+F11-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdio.h\r
+F11-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F11-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdarg.h\r
+F11-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F11-5=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F11-6=- ..\..\..\Source\include\FreeRTOS.h\r
+F11-7=- ..\..\..\Source\include\projdefs.h\r
+F11-8=- Src\config\FreeRTOSConfig.h\r
+F11-9=- ..\..\..\Source\include\portable.h\r
+F11-10=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F11-11=- src\mb96348hs.h\r
+F11-12=- ..\..\..\Source\include\task.h\r
+F11-13=- ..\..\..\Source\include\list.h\r
+F12=0 c 0 ..\..\Common\Minimal\AltBlckQ.c\r
+F13=0 c 0 ..\..\Common\Minimal\AltBlock.c\r
+F14=0 c 0 ..\..\Common\Minimal\AltPollQ.c\r
+F15=0 c 0 ..\..\Common\Minimal\AltQTest.c\r
+F16=12 c 1 ..\..\Common\Minimal\BlockQ.c\r
+F16-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F16-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F16-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F16-4=- ..\..\..\Source\include\projdefs.h\r
+F16-5=- Src\config\FreeRTOSConfig.h\r
+F16-6=- ..\..\..\Source\include\portable.h\r
+F16-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F16-8=- src\mb96348hs.h\r
+F16-9=- ..\..\..\Source\include\task.h\r
+F16-10=- ..\..\..\Source\include\list.h\r
+F16-11=- ..\..\..\Source\include\queue.h\r
+F16-12=- ..\..\Common\include\BlockQ.h\r
+F17=11 c 1 ..\..\Common\Minimal\blocktim.c\r
+F17-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F17-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F17-3=- ..\..\..\Source\include\projdefs.h\r
+F17-4=- Src\config\FreeRTOSConfig.h\r
+F17-5=- ..\..\..\Source\include\portable.h\r
+F17-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F17-7=- src\mb96348hs.h\r
+F17-8=- ..\..\..\Source\include\task.h\r
+F17-9=- ..\..\..\Source\include\list.h\r
+F17-10=- ..\..\..\Source\include\queue.h\r
+F17-11=- ..\..\Common\include\blocktim.h\r
+F18=13 c 1 ..\..\Common\Minimal\comtest.c\r
+F18-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F18-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F18-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F18-4=- ..\..\..\Source\include\projdefs.h\r
+F18-5=- Src\config\FreeRTOSConfig.h\r
+F18-6=- ..\..\..\Source\include\portable.h\r
+F18-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F18-8=- src\mb96348hs.h\r
+F18-9=- ..\..\..\Source\include\task.h\r
+F18-10=- ..\..\..\Source\include\list.h\r
+F18-11=- ..\..\Common\include\serial.h\r
+F18-12=- ..\..\Common\include\comtest.h\r
+F18-13=- ..\..\Common\include\partest.h\r
+F19=0 c 0 ..\..\Common\Minimal\countsem.c\r
+F20=11 c 1 ..\..\Common\Minimal\crhook.c\r
+F20-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F20-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F20-3=- ..\..\..\Source\include\projdefs.h\r
+F20-4=- Src\config\FreeRTOSConfig.h\r
+F20-5=- ..\..\..\Source\include\portable.h\r
+F20-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F20-7=- src\mb96348hs.h\r
+F20-8=- ..\..\..\Source\include\croutine.h\r
+F20-9=- ..\..\..\Source\include\list.h\r
+F20-10=- ..\..\..\Source\include\queue.h\r
+F20-11=- ..\..\Common\include\crhook.h\r
+F21=11 c 1 ..\..\Common\Minimal\death.c\r
+F21-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F21-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F21-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F21-4=- ..\..\..\Source\include\projdefs.h\r
+F21-5=- Src\config\FreeRTOSConfig.h\r
+F21-6=- ..\..\..\Source\include\portable.h\r
+F21-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F21-8=- src\mb96348hs.h\r
+F21-9=- ..\..\..\Source\include\task.h\r
+F21-10=- ..\..\..\Source\include\list.h\r
+F21-11=- ..\..\Common\include\death.h\r
+F22=13 c 1 ..\..\Common\Minimal\dynamic.c\r
+F22-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F22-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F22-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F22-4=- ..\..\..\Source\include\projdefs.h\r
+F22-5=- Src\config\FreeRTOSConfig.h\r
+F22-6=- ..\..\..\Source\include\portable.h\r
+F22-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F22-8=- src\mb96348hs.h\r
+F22-9=- ..\..\..\Source\include\task.h\r
+F22-10=- ..\..\..\Source\include\list.h\r
+F22-11=- ..\..\..\Source\include\semphr.h\r
+F22-12=- ..\..\..\Source\include\queue.h\r
+F22-13=- ..\..\Common\include\dynamic.h\r
+F23=12 c 1 ..\..\Common\Minimal\flash.c\r
+F23-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F23-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F23-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F23-4=- ..\..\..\Source\include\projdefs.h\r
+F23-5=- Src\config\FreeRTOSConfig.h\r
+F23-6=- ..\..\..\Source\include\portable.h\r
+F23-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F23-8=- src\mb96348hs.h\r
+F23-9=- ..\..\..\Source\include\task.h\r
+F23-10=- ..\..\..\Source\include\list.h\r
+F23-11=- ..\..\Common\include\partest.h\r
+F23-12=- ..\..\Common\include\flash.h\r
+F24=13 c 1 ..\..\Common\Minimal\flop.c\r
+F24-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F24-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F24-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\math.h\r
+F24-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\errno.h\r
+F24-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F24-6=- ..\..\..\Source\include\projdefs.h\r
+F24-7=- Src\config\FreeRTOSConfig.h\r
+F24-8=- ..\..\..\Source\include\portable.h\r
+F24-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F24-10=- src\mb96348hs.h\r
+F24-11=- ..\..\..\Source\include\task.h\r
+F24-12=- ..\..\..\Source\include\list.h\r
+F24-13=- ..\..\Common\include\flop.h\r
+F25=13 c 1 ..\..\Common\Minimal\GenQTest.c\r
+F25-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F25-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F25-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F25-4=- ..\..\..\Source\include\projdefs.h\r
+F25-5=- Src\config\FreeRTOSConfig.h\r
+F25-6=- ..\..\..\Source\include\portable.h\r
+F25-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F25-8=- src\mb96348hs.h\r
+F25-9=- ..\..\..\Source\include\task.h\r
+F25-10=- ..\..\..\Source\include\list.h\r
+F25-11=- ..\..\..\Source\include\queue.h\r
+F25-12=- ..\..\..\Source\include\semphr.h\r
+F25-13=- ..\..\Common\include\GenQTest.h\r
+F26=11 c 1 ..\..\Common\Minimal\integer.c\r
+F26-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F26-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F26-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F26-4=- ..\..\..\Source\include\projdefs.h\r
+F26-5=- Src\config\FreeRTOSConfig.h\r
+F26-6=- ..\..\..\Source\include\portable.h\r
+F26-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F26-8=- src\mb96348hs.h\r
+F26-9=- ..\..\..\Source\include\task.h\r
+F26-10=- ..\..\..\Source\include\list.h\r
+F26-11=- ..\..\Common\include\integer.h\r
+F27=12 c 1 ..\..\Common\Minimal\PollQ.c\r
+F27-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F27-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F27-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F27-4=- ..\..\..\Source\include\projdefs.h\r
+F27-5=- Src\config\FreeRTOSConfig.h\r
+F27-6=- ..\..\..\Source\include\portable.h\r
+F27-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F27-8=- src\mb96348hs.h\r
+F27-9=- ..\..\..\Source\include\task.h\r
+F27-10=- ..\..\..\Source\include\list.h\r
+F27-11=- ..\..\..\Source\include\queue.h\r
+F27-12=- ..\..\Common\include\PollQ.h\r
+F28=13 c 1 ..\..\Common\Minimal\QPeek.c\r
+F28-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F28-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F28-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F28-4=- ..\..\..\Source\include\projdefs.h\r
+F28-5=- Src\config\FreeRTOSConfig.h\r
+F28-6=- ..\..\..\Source\include\portable.h\r
+F28-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F28-8=- src\mb96348hs.h\r
+F28-9=- ..\..\..\Source\include\task.h\r
+F28-10=- ..\..\..\Source\include\list.h\r
+F28-11=- ..\..\..\Source\include\queue.h\r
+F28-12=- ..\..\..\Source\include\semphr.h\r
+F28-13=- ..\..\Common\include\QPeek.h\r
+F29=13 c 1 ..\..\Common\Minimal\semtest.c\r
+F29-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F29-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F29-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F29-4=- ..\..\..\Source\include\projdefs.h\r
+F29-5=- Src\config\FreeRTOSConfig.h\r
+F29-6=- ..\..\..\Source\include\portable.h\r
+F29-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F29-8=- src\mb96348hs.h\r
+F29-9=- ..\..\..\Source\include\task.h\r
+F29-10=- ..\..\..\Source\include\list.h\r
+F29-11=- ..\..\..\Source\include\semphr.h\r
+F29-12=- ..\..\..\Source\include\queue.h\r
+F29-13=- ..\..\Common\include\semtest.h\r
+F30=0 c 0 ..\..\..\Source\portable\MemMang\heap_1.c\r
+F31=0 c 0 ..\..\..\Source\portable\MemMang\heap_2.c\r
+F32=10 c 1 ..\..\..\Source\portable\MemMang\heap_3.c\r
+F32-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F32-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F32-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F32-4=- ..\..\..\Source\include\projdefs.h\r
+F32-5=- Src\config\FreeRTOSConfig.h\r
+F32-6=- ..\..\..\Source\include\portable.h\r
+F32-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F32-8=- src\mb96348hs.h\r
+F32-9=- ..\..\..\Source\include\task.h\r
+F32-10=- ..\..\..\Source\include\list.h\r
+F33=12 c 1 Src\serial\serial.c\r
+F33-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F33-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F33-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F33-4=- ..\..\..\Source\include\projdefs.h\r
+F33-5=- Src\config\FreeRTOSConfig.h\r
+F33-6=- ..\..\..\Source\include\portable.h\r
+F33-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F33-8=- src\mb96348hs.h\r
+F33-9=- ..\..\..\Source\include\queue.h\r
+F33-10=- ..\..\..\Source\include\task.h\r
+F33-11=- ..\..\..\Source\include\list.h\r
+F33-12=- ..\..\Common\include\serial.h\r
+F34=10 c 1 Src\watchdog\watchdog.c\r
+F34-1=- src\mb96348hs.h\r
+F34-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F34-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F34-4=- ..\..\..\Source\include\projdefs.h\r
+F34-5=- Src\config\FreeRTOSConfig.h\r
+F34-6=- ..\..\..\Source\include\portable.h\r
+F34-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F34-8=- ..\..\..\Source\include\task.h\r
+F34-9=- ..\..\..\Source\include\list.h\r
+F34-10=- Src\watchdog\watchdog.h\r
+F35=9 c 1 Src\utility\taskutility.c\r
+F35-1=- src\mb96348hs.h\r
+F35-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F35-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F35-4=- ..\..\..\Source\include\projdefs.h\r
+F35-5=- Src\config\FreeRTOSConfig.h\r
+F35-6=- ..\..\..\Source\include\portable.h\r
+F35-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F35-8=- ..\..\..\Source\include\task.h\r
+F35-9=- ..\..\..\Source\include\list.h\r
+F36=12 c 1 ..\..\Common\Minimal\crflash_sk16fx100mpc.c\r
+F36-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F36-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F36-3=- ..\..\..\Source\include\projdefs.h\r
+F36-4=- Src\config\FreeRTOSConfig.h\r
+F36-5=- ..\..\..\Source\include\portable.h\r
+F36-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F36-7=- src\mb96348hs.h\r
+F36-8=- ..\..\..\Source\include\croutine.h\r
+F36-9=- ..\..\..\Source\include\list.h\r
+F36-10=- ..\..\..\Source\include\queue.h\r
+F36-11=- ..\..\Common\include\partest.h\r
+F36-12=- ..\..\Common\include\crflash.h\r
+\r
+[BUILDMODE-Config_1]\r
+kernel=1\r
+ABI=0\r
+\r
+[RUNSET-Config_1]\r
+CONVERT=1\r
+CONVERTKIND=0\r
+\r
+[DebState-Config_1]\r
+SupCount=5\r
+Supfile-0=Config_1\MB2198-01_COM1.sup\r
+Supfile-1=Config_1\MB2198-01_COM2.sup\r
+Supfile-2=Config_1\MB2198-01_LAN.sup\r
+Supfile-3=Config_1\MB2198-01_USB.sup\r
+Supfile-4=Config_1\Simulator.sup\r
+Current=MB2198-01_USB.sup\r
+AliasFile=\r
+CPURunMode=16,16,16,16,0,1,0x0:0x0,,0,0xFF\r
+\r
+[CPUTYPE-Config_2]\r
+CsvFile=Lib\907\907.csv\r
+CpuName=MB96F348HSA\r
+Count=0\r
+\r
+[DirInfo-Config_2]\r
+CONFIG=Config_2\\r
+OBJ=Config_2\OBJ\\r
+LST=Config_2\LST\\r
+OPT=Config_2\OPT\\r
+\r
+[MEMBER-Config_2]\r
+F0=36\r
+F1=0 m 1 Config_2\ABS\FreeRTOS_96348hs_SK16FX100PMC.abs\r
+F2=13 c 1 Src\Main.c\r
+F2-1=- src\mb96348hs.h\r
+F2-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F2-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F2-4=- ..\..\..\Source\include\projdefs.h\r
+F2-5=- Src\config\FreeRTOSConfig.h\r
+F2-6=- ..\..\..\Source\include\portable.h\r
+F2-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F2-8=- ..\..\..\Source\include\task.h\r
+F2-9=- ..\..\..\Source\include\list.h\r
+F2-10=- ..\..\..\Source\include\semphr.h\r
+F2-11=- ..\..\..\Source\include\queue.h\r
+F2-12=- Src\watchdog\watchdog.h\r
+F2-13=- Src\config\config.h\r
+F3=0 a 1 Src\mb96348hs.asm\r
+F4=0 a 1 Src\Start.asm\r
+F5=2 c 1 Src\vectors.c\r
+F5-1=- src\mb96348hs.h\r
+F5-2=- Src\config\config.h\r
+F6=3 c 1 ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F6-1=- Src\config\FreeRTOSConfig.h\r
+F6-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F6-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7=9 c 1 ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F7-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F7-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7-3=- ..\..\..\Source\include\projdefs.h\r
+F7-4=- Src\config\FreeRTOSConfig.h\r
+F7-5=- ..\..\..\Source\include\portable.h\r
+F7-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F7-7=- src\mb96348hs.h\r
+F7-8=- ..\..\..\Source\include\task.h\r
+F7-9=- ..\..\..\Source\include\list.h\r
+F8=10 c 1 ..\..\..\Source\croutine.c\r
+F8-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F8-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F8-3=- ..\..\..\Source\include\projdefs.h\r
+F8-4=- Src\config\FreeRTOSConfig.h\r
+F8-5=- ..\..\..\Source\include\portable.h\r
+F8-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F8-7=- src\mb96348hs.h\r
+F8-8=- ..\..\..\Source\include\task.h\r
+F8-9=- ..\..\..\Source\include\list.h\r
+F8-10=- ..\..\..\Source\include\croutine.h\r
+F9=9 c 1 ..\..\..\Source\list.c\r
+F9-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F9-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F9-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F9-4=- ..\..\..\Source\include\projdefs.h\r
+F9-5=- Src\config\FreeRTOSConfig.h\r
+F9-6=- ..\..\..\Source\include\portable.h\r
+F9-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F9-8=- src\mb96348hs.h\r
+F9-9=- ..\..\..\Source\include\list.h\r
+F10=12 c 1 ..\..\..\Source\queue.c\r
+F10-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F10-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F10-4=- ..\..\..\Source\include\FreeRTOS.h\r
+F10-5=- ..\..\..\Source\include\projdefs.h\r
+F10-6=- Src\config\FreeRTOSConfig.h\r
+F10-7=- ..\..\..\Source\include\portable.h\r
+F10-8=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F10-9=- src\mb96348hs.h\r
+F10-10=- ..\..\..\Source\include\task.h\r
+F10-11=- ..\..\..\Source\include\list.h\r
+F10-12=- ..\..\..\Source\include\croutine.h\r
+F11=13 c 1 ..\..\..\Source\tasks.c\r
+F11-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdio.h\r
+F11-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F11-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdarg.h\r
+F11-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F11-5=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F11-6=- ..\..\..\Source\include\FreeRTOS.h\r
+F11-7=- ..\..\..\Source\include\projdefs.h\r
+F11-8=- Src\config\FreeRTOSConfig.h\r
+F11-9=- ..\..\..\Source\include\portable.h\r
+F11-10=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F11-11=- src\mb96348hs.h\r
+F11-12=- ..\..\..\Source\include\task.h\r
+F11-13=- ..\..\..\Source\include\list.h\r
+F12=12 c 0 ..\..\Common\Minimal\AltBlckQ.c\r
+F12-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F12-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F12-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F12-4=- ..\..\..\Source\include\projdefs.h\r
+F12-5=- Src\config\FreeRTOSConfig.h\r
+F12-6=- ..\..\..\Source\include\portable.h\r
+F12-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F12-8=- src\mb96348hs.h\r
+F12-9=- ..\..\..\Source\include\task.h\r
+F12-10=- ..\..\..\Source\include\list.h\r
+F12-11=- ..\..\..\Source\include\queue.h\r
+F12-12=- ..\..\Common\include\AltBlckQ.h\r
+F13=11 c 0 ..\..\Common\Minimal\AltBlock.c\r
+F13-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F13-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F13-3=- ..\..\..\Source\include\projdefs.h\r
+F13-4=- Src\config\FreeRTOSConfig.h\r
+F13-5=- ..\..\..\Source\include\portable.h\r
+F13-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F13-7=- src\mb96348hs.h\r
+F13-8=- ..\..\..\Source\include\task.h\r
+F13-9=- ..\..\..\Source\include\list.h\r
+F13-10=- ..\..\..\Source\include\queue.h\r
+F13-11=- ..\..\Common\include\AltBlock.h\r
+F14=12 c 0 ..\..\Common\Minimal\AltPollQ.c\r
+F14-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F14-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F14-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F14-4=- ..\..\..\Source\include\projdefs.h\r
+F14-5=- Src\config\FreeRTOSConfig.h\r
+F14-6=- ..\..\..\Source\include\portable.h\r
+F14-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F14-8=- src\mb96348hs.h\r
+F14-9=- ..\..\..\Source\include\task.h\r
+F14-10=- ..\..\..\Source\include\list.h\r
+F14-11=- ..\..\..\Source\include\queue.h\r
+F14-12=- ..\..\Common\include\AltPollQ.h\r
+F15=13 c 0 ..\..\Common\Minimal\AltQTest.c\r
+F15-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F15-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F15-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F15-4=- ..\..\..\Source\include\projdefs.h\r
+F15-5=- Src\config\FreeRTOSConfig.h\r
+F15-6=- ..\..\..\Source\include\portable.h\r
+F15-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F15-8=- src\mb96348hs.h\r
+F15-9=- ..\..\..\Source\include\task.h\r
+F15-10=- ..\..\..\Source\include\list.h\r
+F15-11=- ..\..\..\Source\include\queue.h\r
+F15-12=- ..\..\..\Source\include\semphr.h\r
+F15-13=- ..\..\Common\include\AltQTest.h\r
+F16=12 c 1 ..\..\Common\Minimal\BlockQ.c\r
+F16-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F16-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F16-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F16-4=- ..\..\..\Source\include\projdefs.h\r
+F16-5=- Src\config\FreeRTOSConfig.h\r
+F16-6=- ..\..\..\Source\include\portable.h\r
+F16-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F16-8=- src\mb96348hs.h\r
+F16-9=- ..\..\..\Source\include\task.h\r
+F16-10=- ..\..\..\Source\include\list.h\r
+F16-11=- ..\..\..\Source\include\queue.h\r
+F16-12=- ..\..\Common\include\BlockQ.h\r
+F17=11 c 1 ..\..\Common\Minimal\blocktim.c\r
+F17-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F17-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F17-3=- ..\..\..\Source\include\projdefs.h\r
+F17-4=- Src\config\FreeRTOSConfig.h\r
+F17-5=- ..\..\..\Source\include\portable.h\r
+F17-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F17-7=- src\mb96348hs.h\r
+F17-8=- ..\..\..\Source\include\task.h\r
+F17-9=- ..\..\..\Source\include\list.h\r
+F17-10=- ..\..\..\Source\include\queue.h\r
+F17-11=- ..\..\Common\include\blocktim.h\r
+F18=13 c 1 ..\..\Common\Minimal\comtest.c\r
+F18-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F18-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F18-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F18-4=- ..\..\..\Source\include\projdefs.h\r
+F18-5=- Src\config\FreeRTOSConfig.h\r
+F18-6=- ..\..\..\Source\include\portable.h\r
+F18-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F18-8=- src\mb96348hs.h\r
+F18-9=- ..\..\..\Source\include\task.h\r
+F18-10=- ..\..\..\Source\include\list.h\r
+F18-11=- ..\..\Common\include\serial.h\r
+F18-12=- ..\..\Common\include\comtest.h\r
+F18-13=- ..\..\Common\include\partest.h\r
+F19=12 c 0 ..\..\Common\Minimal\countsem.c\r
+F19-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F19-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F19-3=- ..\..\..\Source\include\projdefs.h\r
+F19-4=- Src\config\FreeRTOSConfig.h\r
+F19-5=- ..\..\..\Source\include\portable.h\r
+F19-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F19-7=- src\mb96348hs.h\r
+F19-8=- ..\..\..\Source\include\task.h\r
+F19-9=- ..\..\..\Source\include\list.h\r
+F19-10=- ..\..\..\Source\include\semphr.h\r
+F19-11=- ..\..\..\Source\include\queue.h\r
+F19-12=- ..\..\Common\include\countsem.h\r
+F20=11 c 1 ..\..\Common\Minimal\crhook.c\r
+F20-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F20-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F20-3=- ..\..\..\Source\include\projdefs.h\r
+F20-4=- Src\config\FreeRTOSConfig.h\r
+F20-5=- ..\..\..\Source\include\portable.h\r
+F20-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F20-7=- src\mb96348hs.h\r
+F20-8=- ..\..\..\Source\include\croutine.h\r
+F20-9=- ..\..\..\Source\include\list.h\r
+F20-10=- ..\..\..\Source\include\queue.h\r
+F20-11=- ..\..\Common\include\crhook.h\r
+F21=11 c 1 ..\..\Common\Minimal\death.c\r
+F21-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F21-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F21-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F21-4=- ..\..\..\Source\include\projdefs.h\r
+F21-5=- Src\config\FreeRTOSConfig.h\r
+F21-6=- ..\..\..\Source\include\portable.h\r
+F21-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F21-8=- src\mb96348hs.h\r
+F21-9=- ..\..\..\Source\include\task.h\r
+F21-10=- ..\..\..\Source\include\list.h\r
+F21-11=- ..\..\Common\include\death.h\r
+F22=13 c 1 ..\..\Common\Minimal\dynamic.c\r
+F22-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F22-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F22-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F22-4=- ..\..\..\Source\include\projdefs.h\r
+F22-5=- Src\config\FreeRTOSConfig.h\r
+F22-6=- ..\..\..\Source\include\portable.h\r
+F22-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F22-8=- src\mb96348hs.h\r
+F22-9=- ..\..\..\Source\include\task.h\r
+F22-10=- ..\..\..\Source\include\list.h\r
+F22-11=- ..\..\..\Source\include\semphr.h\r
+F22-12=- ..\..\..\Source\include\queue.h\r
+F22-13=- ..\..\Common\include\dynamic.h\r
+F23=12 c 1 ..\..\Common\Minimal\flash.c\r
+F23-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F23-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F23-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F23-4=- ..\..\..\Source\include\projdefs.h\r
+F23-5=- Src\config\FreeRTOSConfig.h\r
+F23-6=- ..\..\..\Source\include\portable.h\r
+F23-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F23-8=- src\mb96348hs.h\r
+F23-9=- ..\..\..\Source\include\task.h\r
+F23-10=- ..\..\..\Source\include\list.h\r
+F23-11=- ..\..\Common\include\partest.h\r
+F23-12=- ..\..\Common\include\flash.h\r
+F24=13 c 1 ..\..\Common\Minimal\flop.c\r
+F24-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F24-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F24-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\math.h\r
+F24-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\errno.h\r
+F24-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F24-6=- ..\..\..\Source\include\projdefs.h\r
+F24-7=- Src\config\FreeRTOSConfig.h\r
+F24-8=- ..\..\..\Source\include\portable.h\r
+F24-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F24-10=- src\mb96348hs.h\r
+F24-11=- ..\..\..\Source\include\task.h\r
+F24-12=- ..\..\..\Source\include\list.h\r
+F24-13=- ..\..\Common\include\flop.h\r
+F25=13 c 1 ..\..\Common\Minimal\GenQTest.c\r
+F25-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F25-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F25-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F25-4=- ..\..\..\Source\include\projdefs.h\r
+F25-5=- Src\config\FreeRTOSConfig.h\r
+F25-6=- ..\..\..\Source\include\portable.h\r
+F25-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F25-8=- src\mb96348hs.h\r
+F25-9=- ..\..\..\Source\include\task.h\r
+F25-10=- ..\..\..\Source\include\list.h\r
+F25-11=- ..\..\..\Source\include\queue.h\r
+F25-12=- ..\..\..\Source\include\semphr.h\r
+F25-13=- ..\..\Common\include\GenQTest.h\r
+F26=11 c 1 ..\..\Common\Minimal\integer.c\r
+F26-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F26-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F26-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F26-4=- ..\..\..\Source\include\projdefs.h\r
+F26-5=- Src\config\FreeRTOSConfig.h\r
+F26-6=- ..\..\..\Source\include\portable.h\r
+F26-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F26-8=- src\mb96348hs.h\r
+F26-9=- ..\..\..\Source\include\task.h\r
+F26-10=- ..\..\..\Source\include\list.h\r
+F26-11=- ..\..\Common\include\integer.h\r
+F27=12 c 1 ..\..\Common\Minimal\PollQ.c\r
+F27-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F27-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F27-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F27-4=- ..\..\..\Source\include\projdefs.h\r
+F27-5=- Src\config\FreeRTOSConfig.h\r
+F27-6=- ..\..\..\Source\include\portable.h\r
+F27-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F27-8=- src\mb96348hs.h\r
+F27-9=- ..\..\..\Source\include\task.h\r
+F27-10=- ..\..\..\Source\include\list.h\r
+F27-11=- ..\..\..\Source\include\queue.h\r
+F27-12=- ..\..\Common\include\PollQ.h\r
+F28=13 c 1 ..\..\Common\Minimal\QPeek.c\r
+F28-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F28-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F28-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F28-4=- ..\..\..\Source\include\projdefs.h\r
+F28-5=- Src\config\FreeRTOSConfig.h\r
+F28-6=- ..\..\..\Source\include\portable.h\r
+F28-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F28-8=- src\mb96348hs.h\r
+F28-9=- ..\..\..\Source\include\task.h\r
+F28-10=- ..\..\..\Source\include\list.h\r
+F28-11=- ..\..\..\Source\include\queue.h\r
+F28-12=- ..\..\..\Source\include\semphr.h\r
+F28-13=- ..\..\Common\include\QPeek.h\r
+F29=13 c 1 ..\..\Common\Minimal\semtest.c\r
+F29-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F29-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F29-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F29-4=- ..\..\..\Source\include\projdefs.h\r
+F29-5=- Src\config\FreeRTOSConfig.h\r
+F29-6=- ..\..\..\Source\include\portable.h\r
+F29-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F29-8=- src\mb96348hs.h\r
+F29-9=- ..\..\..\Source\include\task.h\r
+F29-10=- ..\..\..\Source\include\list.h\r
+F29-11=- ..\..\..\Source\include\semphr.h\r
+F29-12=- ..\..\..\Source\include\queue.h\r
+F29-13=- ..\..\Common\include\semtest.h\r
+F30=10 c 0 ..\..\..\Source\portable\MemMang\heap_1.c\r
+F30-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F30-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F30-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F30-4=- ..\..\..\Source\include\projdefs.h\r
+F30-5=- Src\config\FreeRTOSConfig.h\r
+F30-6=- ..\..\..\Source\include\portable.h\r
+F30-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F30-8=- src\mb96348hs.h\r
+F30-9=- ..\..\..\Source\include\task.h\r
+F30-10=- ..\..\..\Source\include\list.h\r
+F31=10 c 0 ..\..\..\Source\portable\MemMang\heap_2.c\r
+F31-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F31-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F31-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F31-4=- ..\..\..\Source\include\projdefs.h\r
+F31-5=- Src\config\FreeRTOSConfig.h\r
+F31-6=- ..\..\..\Source\include\portable.h\r
+F31-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F31-8=- src\mb96348hs.h\r
+F31-9=- ..\..\..\Source\include\task.h\r
+F31-10=- ..\..\..\Source\include\list.h\r
+F32=10 c 1 ..\..\..\Source\portable\MemMang\heap_3.c\r
+F32-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F32-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F32-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F32-4=- ..\..\..\Source\include\projdefs.h\r
+F32-5=- Src\config\FreeRTOSConfig.h\r
+F32-6=- ..\..\..\Source\include\portable.h\r
+F32-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F32-8=- src\mb96348hs.h\r
+F32-9=- ..\..\..\Source\include\task.h\r
+F32-10=- ..\..\..\Source\include\list.h\r
+F33=12 c 1 Src\serial\serial.c\r
+F33-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F33-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F33-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F33-4=- ..\..\..\Source\include\projdefs.h\r
+F33-5=- Src\config\FreeRTOSConfig.h\r
+F33-6=- ..\..\..\Source\include\portable.h\r
+F33-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F33-8=- src\mb96348hs.h\r
+F33-9=- ..\..\..\Source\include\queue.h\r
+F33-10=- ..\..\..\Source\include\task.h\r
+F33-11=- ..\..\..\Source\include\list.h\r
+F33-12=- ..\..\Common\include\serial.h\r
+F34=10 c 1 Src\watchdog\watchdog.c\r
+F34-1=- src\mb96348hs.h\r
+F34-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F34-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F34-4=- ..\..\..\Source\include\projdefs.h\r
+F34-5=- Src\config\FreeRTOSConfig.h\r
+F34-6=- ..\..\..\Source\include\portable.h\r
+F34-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F34-8=- ..\..\..\Source\include\task.h\r
+F34-9=- ..\..\..\Source\include\list.h\r
+F34-10=- Src\watchdog\watchdog.h\r
+F35=9 c 1 Src\utility\taskutility.c\r
+F35-1=- src\mb96348hs.h\r
+F35-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F35-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F35-4=- ..\..\..\Source\include\projdefs.h\r
+F35-5=- Src\config\FreeRTOSConfig.h\r
+F35-6=- ..\..\..\Source\include\portable.h\r
+F35-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F35-8=- ..\..\..\Source\include\task.h\r
+F35-9=- ..\..\..\Source\include\list.h\r
+F36=12 c 1 ..\..\Common\Minimal\crflash_sk16fx100mpc.c\r
+F36-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F36-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F36-3=- ..\..\..\Source\include\projdefs.h\r
+F36-4=- Src\config\FreeRTOSConfig.h\r
+F36-5=- ..\..\..\Source\include\portable.h\r
+F36-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F36-7=- src\mb96348hs.h\r
+F36-8=- ..\..\..\Source\include\croutine.h\r
+F36-9=- ..\..\..\Source\include\list.h\r
+F36-10=- ..\..\..\Source\include\queue.h\r
+F36-11=- ..\..\Common\include\partest.h\r
+F36-12=- ..\..\Common\include\crflash.h\r
+\r
+[BUILDMODE-Config_2]\r
+kernel=1\r
+ABI=0\r
+\r
+[RUNSET-Config_2]\r
+CONVERT=1\r
+CONVERTKIND=0\r
+\r
+[DebState-Config_2]\r
+SupCount=5\r
+Supfile-0=Config_2\MB2198-01_COM1.sup\r
+Supfile-1=Config_2\MB2198-01_COM2.sup\r
+Supfile-2=Config_2\MB2198-01_LAN.sup\r
+Supfile-3=Config_2\MB2198-01_USB.sup\r
+Supfile-4=Config_2\Simulator.sup\r
+Current=MB2198-01_USB.sup\r
+AliasFile=\r
+CPURunMode=16,16,16,16,0,1,0x0:0x0,,0,0xFF\r
+\r
+[CPUTYPE-Config_3]\r
+CsvFile=Lib\907\907.csv\r
+CpuName=MB96F348HSA\r
+Count=0\r
+\r
+[DirInfo-Config_3]\r
+CONFIG=Config_3\\r
+OBJ=Config_3\OBJ\\r
+LST=Config_3\LST\\r
+OPT=Config_3\OPT\\r
+\r
+[MEMBER-Config_3]\r
+F0=36\r
+F1=0 m 1 Config_3\ABS\FreeRTOS_96348hs_SK16FX100PMC.abs\r
+F2=13 c 1 Src\Main.c\r
+F2-1=- src\mb96348hs.h\r
+F2-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F2-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F2-4=- ..\..\..\Source\include\projdefs.h\r
+F2-5=- Src\config\FreeRTOSConfig.h\r
+F2-6=- ..\..\..\Source\include\portable.h\r
+F2-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F2-8=- ..\..\..\Source\include\task.h\r
+F2-9=- ..\..\..\Source\include\list.h\r
+F2-10=- ..\..\..\Source\include\semphr.h\r
+F2-11=- ..\..\..\Source\include\queue.h\r
+F2-12=- Src\watchdog\watchdog.h\r
+F2-13=- Src\config\config.h\r
+F3=0 a 1 Src\mb96348hs.asm\r
+F4=0 a 1 Src\Start.asm\r
+F5=2 c 1 Src\vectors.c\r
+F5-1=- src\mb96348hs.h\r
+F5-2=- Src\config\config.h\r
+F6=3 c 1 ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F6-1=- Src\config\FreeRTOSConfig.h\r
+F6-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F6-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7=9 c 1 ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F7-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F7-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7-3=- ..\..\..\Source\include\projdefs.h\r
+F7-4=- Src\config\FreeRTOSConfig.h\r
+F7-5=- ..\..\..\Source\include\portable.h\r
+F7-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F7-7=- src\mb96348hs.h\r
+F7-8=- ..\..\..\Source\include\task.h\r
+F7-9=- ..\..\..\Source\include\list.h\r
+F8=10 c 1 ..\..\..\Source\croutine.c\r
+F8-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F8-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F8-3=- ..\..\..\Source\include\projdefs.h\r
+F8-4=- Src\config\FreeRTOSConfig.h\r
+F8-5=- ..\..\..\Source\include\portable.h\r
+F8-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F8-7=- src\mb96348hs.h\r
+F8-8=- ..\..\..\Source\include\task.h\r
+F8-9=- ..\..\..\Source\include\list.h\r
+F8-10=- ..\..\..\Source\include\croutine.h\r
+F9=9 c 1 ..\..\..\Source\list.c\r
+F9-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F9-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F9-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F9-4=- ..\..\..\Source\include\projdefs.h\r
+F9-5=- Src\config\FreeRTOSConfig.h\r
+F9-6=- ..\..\..\Source\include\portable.h\r
+F9-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F9-8=- src\mb96348hs.h\r
+F9-9=- ..\..\..\Source\include\list.h\r
+F10=12 c 1 ..\..\..\Source\queue.c\r
+F10-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F10-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F10-4=- ..\..\..\Source\include\FreeRTOS.h\r
+F10-5=- ..\..\..\Source\include\projdefs.h\r
+F10-6=- Src\config\FreeRTOSConfig.h\r
+F10-7=- ..\..\..\Source\include\portable.h\r
+F10-8=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F10-9=- src\mb96348hs.h\r
+F10-10=- ..\..\..\Source\include\task.h\r
+F10-11=- ..\..\..\Source\include\list.h\r
+F10-12=- ..\..\..\Source\include\croutine.h\r
+F11=13 c 1 ..\..\..\Source\tasks.c\r
+F11-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdio.h\r
+F11-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F11-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdarg.h\r
+F11-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F11-5=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F11-6=- ..\..\..\Source\include\FreeRTOS.h\r
+F11-7=- ..\..\..\Source\include\projdefs.h\r
+F11-8=- Src\config\FreeRTOSConfig.h\r
+F11-9=- ..\..\..\Source\include\portable.h\r
+F11-10=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F11-11=- src\mb96348hs.h\r
+F11-12=- ..\..\..\Source\include\task.h\r
+F11-13=- ..\..\..\Source\include\list.h\r
+F12=0 c 0 ..\..\Common\Minimal\AltBlckQ.c\r
+F13=0 c 0 ..\..\Common\Minimal\AltBlock.c\r
+F14=0 c 0 ..\..\Common\Minimal\AltPollQ.c\r
+F15=0 c 0 ..\..\Common\Minimal\AltQTest.c\r
+F16=12 c 1 ..\..\Common\Minimal\BlockQ.c\r
+F16-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F16-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F16-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F16-4=- ..\..\..\Source\include\projdefs.h\r
+F16-5=- Src\config\FreeRTOSConfig.h\r
+F16-6=- ..\..\..\Source\include\portable.h\r
+F16-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F16-8=- src\mb96348hs.h\r
+F16-9=- ..\..\..\Source\include\task.h\r
+F16-10=- ..\..\..\Source\include\list.h\r
+F16-11=- ..\..\..\Source\include\queue.h\r
+F16-12=- ..\..\Common\include\BlockQ.h\r
+F17=11 c 1 ..\..\Common\Minimal\blocktim.c\r
+F17-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F17-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F17-3=- ..\..\..\Source\include\projdefs.h\r
+F17-4=- Src\config\FreeRTOSConfig.h\r
+F17-5=- ..\..\..\Source\include\portable.h\r
+F17-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F17-7=- src\mb96348hs.h\r
+F17-8=- ..\..\..\Source\include\task.h\r
+F17-9=- ..\..\..\Source\include\list.h\r
+F17-10=- ..\..\..\Source\include\queue.h\r
+F17-11=- ..\..\Common\include\blocktim.h\r
+F18=13 c 1 ..\..\Common\Minimal\comtest.c\r
+F18-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F18-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F18-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F18-4=- ..\..\..\Source\include\projdefs.h\r
+F18-5=- Src\config\FreeRTOSConfig.h\r
+F18-6=- ..\..\..\Source\include\portable.h\r
+F18-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F18-8=- src\mb96348hs.h\r
+F18-9=- ..\..\..\Source\include\task.h\r
+F18-10=- ..\..\..\Source\include\list.h\r
+F18-11=- ..\..\Common\include\serial.h\r
+F18-12=- ..\..\Common\include\comtest.h\r
+F18-13=- ..\..\Common\include\partest.h\r
+F19=0 c 0 ..\..\Common\Minimal\countsem.c\r
+F20=11 c 1 ..\..\Common\Minimal\crhook.c\r
+F20-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F20-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F20-3=- ..\..\..\Source\include\projdefs.h\r
+F20-4=- Src\config\FreeRTOSConfig.h\r
+F20-5=- ..\..\..\Source\include\portable.h\r
+F20-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F20-7=- src\mb96348hs.h\r
+F20-8=- ..\..\..\Source\include\croutine.h\r
+F20-9=- ..\..\..\Source\include\list.h\r
+F20-10=- ..\..\..\Source\include\queue.h\r
+F20-11=- ..\..\Common\include\crhook.h\r
+F21=11 c 1 ..\..\Common\Minimal\death.c\r
+F21-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F21-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F21-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F21-4=- ..\..\..\Source\include\projdefs.h\r
+F21-5=- Src\config\FreeRTOSConfig.h\r
+F21-6=- ..\..\..\Source\include\portable.h\r
+F21-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F21-8=- src\mb96348hs.h\r
+F21-9=- ..\..\..\Source\include\task.h\r
+F21-10=- ..\..\..\Source\include\list.h\r
+F21-11=- ..\..\Common\include\death.h\r
+F22=13 c 1 ..\..\Common\Minimal\dynamic.c\r
+F22-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F22-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F22-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F22-4=- ..\..\..\Source\include\projdefs.h\r
+F22-5=- Src\config\FreeRTOSConfig.h\r
+F22-6=- ..\..\..\Source\include\portable.h\r
+F22-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F22-8=- src\mb96348hs.h\r
+F22-9=- ..\..\..\Source\include\task.h\r
+F22-10=- ..\..\..\Source\include\list.h\r
+F22-11=- ..\..\..\Source\include\semphr.h\r
+F22-12=- ..\..\..\Source\include\queue.h\r
+F22-13=- ..\..\Common\include\dynamic.h\r
+F23=12 c 1 ..\..\Common\Minimal\flash.c\r
+F23-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F23-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F23-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F23-4=- ..\..\..\Source\include\projdefs.h\r
+F23-5=- Src\config\FreeRTOSConfig.h\r
+F23-6=- ..\..\..\Source\include\portable.h\r
+F23-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F23-8=- src\mb96348hs.h\r
+F23-9=- ..\..\..\Source\include\task.h\r
+F23-10=- ..\..\..\Source\include\list.h\r
+F23-11=- ..\..\Common\include\partest.h\r
+F23-12=- ..\..\Common\include\flash.h\r
+F24=13 c 1 ..\..\Common\Minimal\flop.c\r
+F24-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F24-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F24-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\math.h\r
+F24-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\errno.h\r
+F24-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F24-6=- ..\..\..\Source\include\projdefs.h\r
+F24-7=- Src\config\FreeRTOSConfig.h\r
+F24-8=- ..\..\..\Source\include\portable.h\r
+F24-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F24-10=- src\mb96348hs.h\r
+F24-11=- ..\..\..\Source\include\task.h\r
+F24-12=- ..\..\..\Source\include\list.h\r
+F24-13=- ..\..\Common\include\flop.h\r
+F25=13 c 1 ..\..\Common\Minimal\GenQTest.c\r
+F25-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F25-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F25-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F25-4=- ..\..\..\Source\include\projdefs.h\r
+F25-5=- Src\config\FreeRTOSConfig.h\r
+F25-6=- ..\..\..\Source\include\portable.h\r
+F25-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F25-8=- src\mb96348hs.h\r
+F25-9=- ..\..\..\Source\include\task.h\r
+F25-10=- ..\..\..\Source\include\list.h\r
+F25-11=- ..\..\..\Source\include\queue.h\r
+F25-12=- ..\..\..\Source\include\semphr.h\r
+F25-13=- ..\..\Common\include\GenQTest.h\r
+F26=11 c 1 ..\..\Common\Minimal\integer.c\r
+F26-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F26-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F26-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F26-4=- ..\..\..\Source\include\projdefs.h\r
+F26-5=- Src\config\FreeRTOSConfig.h\r
+F26-6=- ..\..\..\Source\include\portable.h\r
+F26-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F26-8=- src\mb96348hs.h\r
+F26-9=- ..\..\..\Source\include\task.h\r
+F26-10=- ..\..\..\Source\include\list.h\r
+F26-11=- ..\..\Common\include\integer.h\r
+F27=12 c 1 ..\..\Common\Minimal\PollQ.c\r
+F27-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F27-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F27-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F27-4=- ..\..\..\Source\include\projdefs.h\r
+F27-5=- Src\config\FreeRTOSConfig.h\r
+F27-6=- ..\..\..\Source\include\portable.h\r
+F27-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F27-8=- src\mb96348hs.h\r
+F27-9=- ..\..\..\Source\include\task.h\r
+F27-10=- ..\..\..\Source\include\list.h\r
+F27-11=- ..\..\..\Source\include\queue.h\r
+F27-12=- ..\..\Common\include\PollQ.h\r
+F28=13 c 1 ..\..\Common\Minimal\QPeek.c\r
+F28-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F28-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F28-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F28-4=- ..\..\..\Source\include\projdefs.h\r
+F28-5=- Src\config\FreeRTOSConfig.h\r
+F28-6=- ..\..\..\Source\include\portable.h\r
+F28-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F28-8=- src\mb96348hs.h\r
+F28-9=- ..\..\..\Source\include\task.h\r
+F28-10=- ..\..\..\Source\include\list.h\r
+F28-11=- ..\..\..\Source\include\queue.h\r
+F28-12=- ..\..\..\Source\include\semphr.h\r
+F28-13=- ..\..\Common\include\QPeek.h\r
+F29=13 c 1 ..\..\Common\Minimal\semtest.c\r
+F29-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F29-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F29-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F29-4=- ..\..\..\Source\include\projdefs.h\r
+F29-5=- Src\config\FreeRTOSConfig.h\r
+F29-6=- ..\..\..\Source\include\portable.h\r
+F29-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F29-8=- src\mb96348hs.h\r
+F29-9=- ..\..\..\Source\include\task.h\r
+F29-10=- ..\..\..\Source\include\list.h\r
+F29-11=- ..\..\..\Source\include\semphr.h\r
+F29-12=- ..\..\..\Source\include\queue.h\r
+F29-13=- ..\..\Common\include\semtest.h\r
+F30=0 c 0 ..\..\..\Source\portable\MemMang\heap_1.c\r
+F31=0 c 0 ..\..\..\Source\portable\MemMang\heap_2.c\r
+F32=10 c 1 ..\..\..\Source\portable\MemMang\heap_3.c\r
+F32-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F32-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F32-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F32-4=- ..\..\..\Source\include\projdefs.h\r
+F32-5=- Src\config\FreeRTOSConfig.h\r
+F32-6=- ..\..\..\Source\include\portable.h\r
+F32-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F32-8=- src\mb96348hs.h\r
+F32-9=- ..\..\..\Source\include\task.h\r
+F32-10=- ..\..\..\Source\include\list.h\r
+F33=12 c 1 Src\serial\serial.c\r
+F33-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F33-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F33-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F33-4=- ..\..\..\Source\include\projdefs.h\r
+F33-5=- Src\config\FreeRTOSConfig.h\r
+F33-6=- ..\..\..\Source\include\portable.h\r
+F33-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F33-8=- src\mb96348hs.h\r
+F33-9=- ..\..\..\Source\include\queue.h\r
+F33-10=- ..\..\..\Source\include\task.h\r
+F33-11=- ..\..\..\Source\include\list.h\r
+F33-12=- ..\..\Common\include\serial.h\r
+F34=10 c 1 Src\watchdog\watchdog.c\r
+F34-1=- src\mb96348hs.h\r
+F34-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F34-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F34-4=- ..\..\..\Source\include\projdefs.h\r
+F34-5=- Src\config\FreeRTOSConfig.h\r
+F34-6=- ..\..\..\Source\include\portable.h\r
+F34-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F34-8=- ..\..\..\Source\include\task.h\r
+F34-9=- ..\..\..\Source\include\list.h\r
+F34-10=- Src\watchdog\watchdog.h\r
+F35=9 c 1 Src\utility\taskutility.c\r
+F35-1=- src\mb96348hs.h\r
+F35-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F35-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F35-4=- ..\..\..\Source\include\projdefs.h\r
+F35-5=- Src\config\FreeRTOSConfig.h\r
+F35-6=- ..\..\..\Source\include\portable.h\r
+F35-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F35-8=- ..\..\..\Source\include\task.h\r
+F35-9=- ..\..\..\Source\include\list.h\r
+F36=12 c 1 ..\..\Common\Minimal\crflash_sk16fx100mpc.c\r
+F36-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F36-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F36-3=- ..\..\..\Source\include\projdefs.h\r
+F36-4=- Src\config\FreeRTOSConfig.h\r
+F36-5=- ..\..\..\Source\include\portable.h\r
+F36-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F36-7=- src\mb96348hs.h\r
+F36-8=- ..\..\..\Source\include\croutine.h\r
+F36-9=- ..\..\..\Source\include\list.h\r
+F36-10=- ..\..\..\Source\include\queue.h\r
+F36-11=- ..\..\Common\include\partest.h\r
+F36-12=- ..\..\Common\include\crflash.h\r
+\r
+[BUILDMODE-Config_3]\r
+kernel=1\r
+ABI=0\r
+\r
+[RUNSET-Config_3]\r
+CONVERT=1\r
+CONVERTKIND=0\r
+\r
+[DebState-Config_3]\r
+SupCount=5\r
+Supfile-0=Config_3\MB2198-01_COM1.sup\r
+Supfile-1=Config_3\MB2198-01_COM2.sup\r
+Supfile-2=Config_3\MB2198-01_LAN.sup\r
+Supfile-3=Config_3\MB2198-01_USB.sup\r
+Supfile-4=Config_3\Simulator.sup\r
+Current=MB2198-01_USB.sup\r
+AliasFile=\r
+CPURunMode=16,16,16,16,0,1,0x0:0x0,,0,0xFF\r
+\r
+[CPUTYPE-Config_4]\r
+CsvFile=Lib\907\907.csv\r
+CpuName=MB96F348HSA\r
+Count=0\r
+\r
+[DirInfo-Config_4]\r
+CONFIG=Config_4\\r
+OBJ=Config_4\OBJ\\r
+LST=Config_4\LST\\r
+OPT=Config_4\OPT\\r
+\r
+[MEMBER-Config_4]\r
+F0=36\r
+F1=0 m 1 Config_4\ABS\FreeRTOS_96348hs_SK16FX100PMC.abs\r
+F2=13 c 1 Src\Main.c\r
+F2-1=- src\mb96348hs.h\r
+F2-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F2-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F2-4=- ..\..\..\Source\include\projdefs.h\r
+F2-5=- Src\config\FreeRTOSConfig.h\r
+F2-6=- ..\..\..\Source\include\portable.h\r
+F2-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F2-8=- ..\..\..\Source\include\task.h\r
+F2-9=- ..\..\..\Source\include\list.h\r
+F2-10=- ..\..\..\Source\include\semphr.h\r
+F2-11=- ..\..\..\Source\include\queue.h\r
+F2-12=- Src\watchdog\watchdog.h\r
+F2-13=- Src\config\config.h\r
+F3=0 a 1 Src\mb96348hs.asm\r
+F4=0 a 1 Src\Start.asm\r
+F5=2 c 1 Src\vectors.c\r
+F5-1=- src\mb96348hs.h\r
+F5-2=- Src\config\config.h\r
+F6=3 c 1 ..\..\..\Source\portable\Softune\MB96340\__STD_LIB_sbrk.c\r
+F6-1=- Src\config\FreeRTOSConfig.h\r
+F6-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F6-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7=9 c 1 ..\..\..\Source\portable\Softune\MB96340\port.c\r
+F7-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F7-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F7-3=- ..\..\..\Source\include\projdefs.h\r
+F7-4=- Src\config\FreeRTOSConfig.h\r
+F7-5=- ..\..\..\Source\include\portable.h\r
+F7-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F7-7=- src\mb96348hs.h\r
+F7-8=- ..\..\..\Source\include\task.h\r
+F7-9=- ..\..\..\Source\include\list.h\r
+F8=10 c 1 ..\..\..\Source\croutine.c\r
+F8-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F8-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F8-3=- ..\..\..\Source\include\projdefs.h\r
+F8-4=- Src\config\FreeRTOSConfig.h\r
+F8-5=- ..\..\..\Source\include\portable.h\r
+F8-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F8-7=- src\mb96348hs.h\r
+F8-8=- ..\..\..\Source\include\task.h\r
+F8-9=- ..\..\..\Source\include\list.h\r
+F8-10=- ..\..\..\Source\include\croutine.h\r
+F9=9 c 1 ..\..\..\Source\list.c\r
+F9-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F9-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F9-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F9-4=- ..\..\..\Source\include\projdefs.h\r
+F9-5=- Src\config\FreeRTOSConfig.h\r
+F9-6=- ..\..\..\Source\include\portable.h\r
+F9-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F9-8=- src\mb96348hs.h\r
+F9-9=- ..\..\..\Source\include\list.h\r
+F10=12 c 1 ..\..\..\Source\queue.c\r
+F10-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F10-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F10-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F10-4=- ..\..\..\Source\include\FreeRTOS.h\r
+F10-5=- ..\..\..\Source\include\projdefs.h\r
+F10-6=- Src\config\FreeRTOSConfig.h\r
+F10-7=- ..\..\..\Source\include\portable.h\r
+F10-8=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F10-9=- src\mb96348hs.h\r
+F10-10=- ..\..\..\Source\include\task.h\r
+F10-11=- ..\..\..\Source\include\list.h\r
+F10-12=- ..\..\..\Source\include\croutine.h\r
+F11=13 c 1 ..\..\..\Source\tasks.c\r
+F11-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdio.h\r
+F11-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F11-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdarg.h\r
+F11-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F11-5=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\string.h\r
+F11-6=- ..\..\..\Source\include\FreeRTOS.h\r
+F11-7=- ..\..\..\Source\include\projdefs.h\r
+F11-8=- Src\config\FreeRTOSConfig.h\r
+F11-9=- ..\..\..\Source\include\portable.h\r
+F11-10=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F11-11=- src\mb96348hs.h\r
+F11-12=- ..\..\..\Source\include\task.h\r
+F11-13=- ..\..\..\Source\include\list.h\r
+F12=0 c 0 ..\..\Common\Minimal\AltBlckQ.c\r
+F13=0 c 0 ..\..\Common\Minimal\AltBlock.c\r
+F14=0 c 0 ..\..\Common\Minimal\AltPollQ.c\r
+F15=0 c 0 ..\..\Common\Minimal\AltQTest.c\r
+F16=12 c 1 ..\..\Common\Minimal\BlockQ.c\r
+F16-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F16-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F16-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F16-4=- ..\..\..\Source\include\projdefs.h\r
+F16-5=- Src\config\FreeRTOSConfig.h\r
+F16-6=- ..\..\..\Source\include\portable.h\r
+F16-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F16-8=- src\mb96348hs.h\r
+F16-9=- ..\..\..\Source\include\task.h\r
+F16-10=- ..\..\..\Source\include\list.h\r
+F16-11=- ..\..\..\Source\include\queue.h\r
+F16-12=- ..\..\Common\include\BlockQ.h\r
+F17=11 c 1 ..\..\Common\Minimal\blocktim.c\r
+F17-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F17-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F17-3=- ..\..\..\Source\include\projdefs.h\r
+F17-4=- Src\config\FreeRTOSConfig.h\r
+F17-5=- ..\..\..\Source\include\portable.h\r
+F17-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F17-7=- src\mb96348hs.h\r
+F17-8=- ..\..\..\Source\include\task.h\r
+F17-9=- ..\..\..\Source\include\list.h\r
+F17-10=- ..\..\..\Source\include\queue.h\r
+F17-11=- ..\..\Common\include\blocktim.h\r
+F18=13 c 1 ..\..\Common\Minimal\comtest.c\r
+F18-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F18-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F18-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F18-4=- ..\..\..\Source\include\projdefs.h\r
+F18-5=- Src\config\FreeRTOSConfig.h\r
+F18-6=- ..\..\..\Source\include\portable.h\r
+F18-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F18-8=- src\mb96348hs.h\r
+F18-9=- ..\..\..\Source\include\task.h\r
+F18-10=- ..\..\..\Source\include\list.h\r
+F18-11=- ..\..\Common\include\serial.h\r
+F18-12=- ..\..\Common\include\comtest.h\r
+F18-13=- ..\..\Common\include\partest.h\r
+F19=0 c 0 ..\..\Common\Minimal\countsem.c\r
+F20=11 c 1 ..\..\Common\Minimal\crhook.c\r
+F20-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F20-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F20-3=- ..\..\..\Source\include\projdefs.h\r
+F20-4=- Src\config\FreeRTOSConfig.h\r
+F20-5=- ..\..\..\Source\include\portable.h\r
+F20-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F20-7=- src\mb96348hs.h\r
+F20-8=- ..\..\..\Source\include\croutine.h\r
+F20-9=- ..\..\..\Source\include\list.h\r
+F20-10=- ..\..\..\Source\include\queue.h\r
+F20-11=- ..\..\Common\include\crhook.h\r
+F21=11 c 1 ..\..\Common\Minimal\death.c\r
+F21-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F21-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F21-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F21-4=- ..\..\..\Source\include\projdefs.h\r
+F21-5=- Src\config\FreeRTOSConfig.h\r
+F21-6=- ..\..\..\Source\include\portable.h\r
+F21-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F21-8=- src\mb96348hs.h\r
+F21-9=- ..\..\..\Source\include\task.h\r
+F21-10=- ..\..\..\Source\include\list.h\r
+F21-11=- ..\..\Common\include\death.h\r
+F22=13 c 1 ..\..\Common\Minimal\dynamic.c\r
+F22-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F22-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F22-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F22-4=- ..\..\..\Source\include\projdefs.h\r
+F22-5=- Src\config\FreeRTOSConfig.h\r
+F22-6=- ..\..\..\Source\include\portable.h\r
+F22-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F22-8=- src\mb96348hs.h\r
+F22-9=- ..\..\..\Source\include\task.h\r
+F22-10=- ..\..\..\Source\include\list.h\r
+F22-11=- ..\..\..\Source\include\semphr.h\r
+F22-12=- ..\..\..\Source\include\queue.h\r
+F22-13=- ..\..\Common\include\dynamic.h\r
+F23=12 c 1 ..\..\Common\Minimal\flash.c\r
+F23-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F23-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F23-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F23-4=- ..\..\..\Source\include\projdefs.h\r
+F23-5=- Src\config\FreeRTOSConfig.h\r
+F23-6=- ..\..\..\Source\include\portable.h\r
+F23-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F23-8=- src\mb96348hs.h\r
+F23-9=- ..\..\..\Source\include\task.h\r
+F23-10=- ..\..\..\Source\include\list.h\r
+F23-11=- ..\..\Common\include\partest.h\r
+F23-12=- ..\..\Common\include\flash.h\r
+F24=13 c 1 ..\..\Common\Minimal\flop.c\r
+F24-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F24-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F24-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\math.h\r
+F24-4=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\errno.h\r
+F24-5=- ..\..\..\Source\include\FreeRTOS.h\r
+F24-6=- ..\..\..\Source\include\projdefs.h\r
+F24-7=- Src\config\FreeRTOSConfig.h\r
+F24-8=- ..\..\..\Source\include\portable.h\r
+F24-9=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F24-10=- src\mb96348hs.h\r
+F24-11=- ..\..\..\Source\include\task.h\r
+F24-12=- ..\..\..\Source\include\list.h\r
+F24-13=- ..\..\Common\include\flop.h\r
+F25=13 c 1 ..\..\Common\Minimal\GenQTest.c\r
+F25-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F25-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F25-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F25-4=- ..\..\..\Source\include\projdefs.h\r
+F25-5=- Src\config\FreeRTOSConfig.h\r
+F25-6=- ..\..\..\Source\include\portable.h\r
+F25-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F25-8=- src\mb96348hs.h\r
+F25-9=- ..\..\..\Source\include\task.h\r
+F25-10=- ..\..\..\Source\include\list.h\r
+F25-11=- ..\..\..\Source\include\queue.h\r
+F25-12=- ..\..\..\Source\include\semphr.h\r
+F25-13=- ..\..\Common\include\GenQTest.h\r
+F26=11 c 1 ..\..\Common\Minimal\integer.c\r
+F26-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F26-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F26-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F26-4=- ..\..\..\Source\include\projdefs.h\r
+F26-5=- Src\config\FreeRTOSConfig.h\r
+F26-6=- ..\..\..\Source\include\portable.h\r
+F26-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F26-8=- src\mb96348hs.h\r
+F26-9=- ..\..\..\Source\include\task.h\r
+F26-10=- ..\..\..\Source\include\list.h\r
+F26-11=- ..\..\Common\include\integer.h\r
+F27=12 c 1 ..\..\Common\Minimal\PollQ.c\r
+F27-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F27-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F27-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F27-4=- ..\..\..\Source\include\projdefs.h\r
+F27-5=- Src\config\FreeRTOSConfig.h\r
+F27-6=- ..\..\..\Source\include\portable.h\r
+F27-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F27-8=- src\mb96348hs.h\r
+F27-9=- ..\..\..\Source\include\task.h\r
+F27-10=- ..\..\..\Source\include\list.h\r
+F27-11=- ..\..\..\Source\include\queue.h\r
+F27-12=- ..\..\Common\include\PollQ.h\r
+F28=13 c 1 ..\..\Common\Minimal\QPeek.c\r
+F28-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F28-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F28-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F28-4=- ..\..\..\Source\include\projdefs.h\r
+F28-5=- Src\config\FreeRTOSConfig.h\r
+F28-6=- ..\..\..\Source\include\portable.h\r
+F28-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F28-8=- src\mb96348hs.h\r
+F28-9=- ..\..\..\Source\include\task.h\r
+F28-10=- ..\..\..\Source\include\list.h\r
+F28-11=- ..\..\..\Source\include\queue.h\r
+F28-12=- ..\..\..\Source\include\semphr.h\r
+F28-13=- ..\..\Common\include\QPeek.h\r
+F29=13 c 1 ..\..\Common\Minimal\semtest.c\r
+F29-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F29-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F29-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F29-4=- ..\..\..\Source\include\projdefs.h\r
+F29-5=- Src\config\FreeRTOSConfig.h\r
+F29-6=- ..\..\..\Source\include\portable.h\r
+F29-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F29-8=- src\mb96348hs.h\r
+F29-9=- ..\..\..\Source\include\task.h\r
+F29-10=- ..\..\..\Source\include\list.h\r
+F29-11=- ..\..\..\Source\include\semphr.h\r
+F29-12=- ..\..\..\Source\include\queue.h\r
+F29-13=- ..\..\Common\include\semtest.h\r
+F30=0 c 0 ..\..\..\Source\portable\MemMang\heap_1.c\r
+F31=0 c 0 ..\..\..\Source\portable\MemMang\heap_2.c\r
+F32=10 c 1 ..\..\..\Source\portable\MemMang\heap_3.c\r
+F32-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F32-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F32-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F32-4=- ..\..\..\Source\include\projdefs.h\r
+F32-5=- Src\config\FreeRTOSConfig.h\r
+F32-6=- ..\..\..\Source\include\portable.h\r
+F32-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F32-8=- src\mb96348hs.h\r
+F32-9=- ..\..\..\Source\include\task.h\r
+F32-10=- ..\..\..\Source\include\list.h\r
+F33=12 c 1 Src\serial\serial.c\r
+F33-1=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stdlib.h\r
+F33-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F33-3=- ..\..\..\Source\include\FreeRTOS.h\r
+F33-4=- ..\..\..\Source\include\projdefs.h\r
+F33-5=- Src\config\FreeRTOSConfig.h\r
+F33-6=- ..\..\..\Source\include\portable.h\r
+F33-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F33-8=- src\mb96348hs.h\r
+F33-9=- ..\..\..\Source\include\queue.h\r
+F33-10=- ..\..\..\Source\include\task.h\r
+F33-11=- ..\..\..\Source\include\list.h\r
+F33-12=- ..\..\Common\include\serial.h\r
+F34=10 c 1 Src\watchdog\watchdog.c\r
+F34-1=- src\mb96348hs.h\r
+F34-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F34-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F34-4=- ..\..\..\Source\include\projdefs.h\r
+F34-5=- Src\config\FreeRTOSConfig.h\r
+F34-6=- ..\..\..\Source\include\portable.h\r
+F34-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F34-8=- ..\..\..\Source\include\task.h\r
+F34-9=- ..\..\..\Source\include\list.h\r
+F34-10=- Src\watchdog\watchdog.h\r
+F35=9 c 1 Src\utility\taskutility.c\r
+F35-1=- src\mb96348hs.h\r
+F35-2=- ..\..\..\Source\include\FreeRTOS.h\r
+F35-3=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F35-4=- ..\..\..\Source\include\projdefs.h\r
+F35-5=- Src\config\FreeRTOSConfig.h\r
+F35-6=- ..\..\..\Source\include\portable.h\r
+F35-7=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F35-8=- ..\..\..\Source\include\task.h\r
+F35-9=- ..\..\..\Source\include\list.h\r
+F36=12 c 1 ..\..\Common\Minimal\crflash_sk16fx100mpc.c\r
+F36-1=- ..\..\..\Source\include\FreeRTOS.h\r
+F36-2=- C:\SoftuneV3_16bit_REV300019-R03\LIB\907\INCLUDE\stddef.h\r
+F36-3=- ..\..\..\Source\include\projdefs.h\r
+F36-4=- Src\config\FreeRTOSConfig.h\r
+F36-5=- ..\..\..\Source\include\portable.h\r
+F36-6=- ..\..\..\Source\portable\Softune\MB96340\portmacro.h\r
+F36-7=- src\mb96348hs.h\r
+F36-8=- ..\..\..\Source\include\croutine.h\r
+F36-9=- ..\..\..\Source\include\list.h\r
+F36-10=- ..\..\..\Source\include\queue.h\r
+F36-11=- ..\..\Common\include\partest.h\r
+F36-12=- ..\..\Common\include\crflash.h\r
+\r
+[BUILDMODE-Config_4]\r
+kernel=1\r
+ABI=0\r
+\r
+[RUNSET-Config_4]\r
+CONVERT=1\r
+CONVERTKIND=0\r
+\r
+[DebState-Config_4]\r
+SupCount=5\r
+Supfile-0=Config_4\MB2198-01_COM1.sup\r
+Supfile-1=Config_4\MB2198-01_COM2.sup\r
+Supfile-2=Config_4\MB2198-01_LAN.sup\r
+Supfile-3=Config_4\MB2198-01_USB.sup\r
+Supfile-4=Config_4\Simulator.sup\r
+Current=MB2198-01_USB.sup\r
+AliasFile=\r
+CPURunMode=16,16,16,16,0,1,0x0:0x0,,0,0xFF\r
+\r
+[AsmBefore]\r
+Count=0\r
+\r
+[AsmAfter]\r
+Count=0\r
+\r
+[CcBefore]\r
+Count=0\r
+\r
+[CcAfter]\r
+Count=0\r
+\r
+[LnkBefore]\r
+Count=0\r
+\r
+[LnkAfter]\r
+Count=0\r
+\r
+[LibBefore]\r
+Count=0\r
+\r
+[LibAfter]\r
+Count=0\r
+\r
+[CnvBefore]\r
+Count=0\r
+\r
+[CnvAfter]\r
+Count=0\r
+\r
+[ConfigBefore]\r
+Count=0\r
+\r
+[ConfigAfter]\r
+Count=0\r
+\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Prc/romconst.prc b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Prc/romconst.prc
new file mode 100644 (file)
index 0000000..d56d47e
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Prc/romconst.prc
@@ -0,0 +1,325 @@
+# Simulator only:\r
+# Copy ROM-mirror area to bank 0x00\r
+\r
+if %EVAL(ROMM_CONFIG & 0x01) == 0x01\r
+\r
+set variable ROMM_BANK = %EVAL(ROMM_CONFIG >> 4)\r
+set variable ROMM_SIZE = %EVAL((ROMM_CONFIG >> 1) & 0x03)\r
+\r
+print "\n\n>Set ROM-mirror memory map...\n"\r
+\r
+\r
+if %ROMM_SIZE == 0\r
+set map /read H'00E000..H'00FFFF\r
+\r
+if %ROMM_BANK == 0x00\r
+show map\r
+move H'f0e000..H'F0FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x01\r
+show map\r
+move H'f1e000..H'F1FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x02\r
+show map\r
+move H'f2e000..H'F2FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x03\r
+show map\r
+move H'f3e000..H'F3FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x04\r
+show map\r
+move H'f4e000..H'F4FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x05\r
+show map\r
+move H'f5e000..H'F5FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x06\r
+show map\r
+move H'f6e000..H'F6FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x07\r
+show map\r
+move H'f7e000..H'F7FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x08\r
+show map\r
+move H'f8e000..H'F8FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x09\r
+show map\r
+move H'f9e000..H'F9FFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0A\r
+show map\r
+move H'fAe000..H'FAFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBe000..H'FBFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBe000..H'FBFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0C\r
+show map\r
+move H'fCe000..H'FCFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0D\r
+show map\r
+move H'fde000..H'FDFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0E\r
+show map\r
+move H'fee000..H'FEFFFF,H'e000\r
+\r
+elseif %ROMM_BANK == 0x0F\r
+show map\r
+move H'ffe000..H'FFFFFF,H'e000\r
+\r
+endif # ROMM_BANK selection\r
+\r
+elseif %ROMM_SIZE == 1\r
+set map /read H'00C000..H'00FFFF\r
+\r
+if %ROMM_BANK == 0x00\r
+show map\r
+move H'f0c000..H'F0FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x01\r
+show map\r
+move H'f1c000..H'F1FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x02\r
+show map\r
+move H'f2c000..H'F2FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x03\r
+show map\r
+move H'f3c000..H'F3FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x04\r
+show map\r
+move H'f4c000..H'F4FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x05\r
+show map\r
+move H'f5c000..H'F5FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x06\r
+show map\r
+move H'f6c000..H'F6FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x07\r
+show map\r
+move H'f7c000..H'F7FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x08\r
+show map\r
+move H'f8c000..H'F8FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x09\r
+show map\r
+move H'f9c000..H'F9FFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0A\r
+show map\r
+move H'fAc000..H'FAFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBc000..H'FBFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBc000..H'FBFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0C\r
+show map\r
+move H'fCc000..H'FCFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0D\r
+show map\r
+move H'fdc000..H'FDFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0E\r
+show map\r
+move H'fec000..H'FEFFFF,H'c000\r
+\r
+elseif %ROMM_BANK == 0x0F\r
+show map\r
+move H'ffc000..H'FFFFFF,H'c000\r
+\r
+endif # ROMM_BANK selection\r
+\r
+elseif %ROMM_SIZE == 2\r
+set map /read H'00A000..H'00FFFF\r
+\r
+if %ROMM_BANK == 0x00\r
+show map\r
+move H'f0a000..H'F0FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x01\r
+show map\r
+move H'f1a000..H'F1FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x02\r
+show map\r
+move H'f2a000..H'F2FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x03\r
+show map\r
+move H'f3a000..H'F3FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x04\r
+show map\r
+move H'f4a000..H'F4FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x05\r
+show map\r
+move H'f5a000..H'F5FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x06\r
+show map\r
+move H'f6a000..H'F6FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x07\r
+show map\r
+move H'f7a000..H'F7FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x08\r
+show map\r
+move H'f8a000..H'F8FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x09\r
+show map\r
+move H'f9a000..H'F9FFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0A\r
+show map\r
+move H'fAa000..H'FAFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBa000..H'FBFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fBa000..H'FBFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0C\r
+show map\r
+move H'fCa000..H'FCFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0D\r
+show map\r
+move H'fda000..H'FDFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0E\r
+show map\r
+move H'fea000..H'FEFFFF,H'a000\r
+\r
+elseif %ROMM_BANK == 0x0F\r
+show map\r
+move H'ffa000..H'FFFFFF,H'a000\r
+\r
+endif # ROMM_BANK selection\r
+\r
+elseif %ROMM_SIZE == 3\r
+set map /read H'008000..H'00FFFF\r
+\r
+if %ROMM_BANK == 0x00\r
+show map\r
+move H'f08000..H'F0FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x01\r
+show map\r
+move H'f18000..H'F1FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x02\r
+show map\r
+move H'f28000..H'F2FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x03\r
+show map\r
+move H'f38000..H'F3FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x04\r
+show map\r
+move H'f48000..H'F4FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x05\r
+show map\r
+move H'f58000..H'F5FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x06\r
+show map\r
+move H'f68000..H'F6FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x07\r
+show map\r
+move H'f78000..H'F7FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x08\r
+show map\r
+move H'f88000..H'F8FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x09\r
+show map\r
+move H'f98000..H'F9FFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0A\r
+show map\r
+move H'fA8000..H'FAFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fB8000..H'FBFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0B\r
+show map\r
+move H'fB8000..H'FBFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0C\r
+show map\r
+move H'fC8000..H'FCFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0D\r
+show map\r
+move H'fd8000..H'FDFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0E\r
+show map\r
+move H'fe8000..H'FEFFFF,H'8000\r
+\r
+elseif %ROMM_BANK == 0x0F\r
+show map\r
+move H'ff8000..H'FFFFFF,H'8000\r
+\r
+endif # ROMM_BANK selection\r
+\r
+endif # ROMM_SIZE selection\r
+\r
+print ">Copy ROMCONST for simulation..."\r
+print "OK"\r
+\r
+print "\n-----------------------------------------------------------"\r
+print "\nUse command \"batch prc\\romconst.prc\" after each download"\r
+print "\n-----------------------------------------------------------"\r
+\r
+else\r
+\r
+print "\n----------------------"\r
+print "\nROM Mirror disabled!!!"\r
+print "\n----------------------"\r
+\r
+endif\r
+\r
+print "\n-------------------------------------------------------------------"\r
+print "\nSetting CKMR to 0xF0 to allow for the Clock Wait in that start.asm."\r
+print "\n-------------------------------------------------------------------"\r
+\r
+set MEM /byte 0x0403 = 0xF0\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Simulator.sup b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Simulator.sup
new file mode 100644 (file)
index 0000000..6e44211
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Simulator.sup
@@ -0,0 +1,210 @@
+[Information]\r
+DebChangeFlag=0\r
+MCUChangeFlag=0\r
+\r
+[Version]\r
+Version=1\r
+Level=1\r
+Revision=0\r
+\r
+[Debug Type]\r
+Type=1\r
+Virtual CPU File=wv907f1.dll\r
+Monitor Load=1\r
+Monitor Load Condition=Disable\r
+Core ID=0\r
+\r
+[Device]\r
+Communication=LAN 141.187.6.53\r
+ProductID=0\r
+Protocol=3\r
+\r
+[Target]\r
+AutoLoad=Enable\r
+Before Batch File=\r
+After Batch File=Prc\romconst.prc\r
+Non AutoMap=Disable\r
+Load DebInfo Only=Disable\r
+Ondemand Load Condition=Disable\r
+\r
+[Start]\r
+Batch File=\r
+\r
+[Window]\r
+Flag=Enable\r
+AssemblySize=0 0 0 0\r
+AssemblyState=0\r
+AssemblyFGColor=0 0 255\r
+Assembly Address=H'000000\r
+Memory Address=H'004241\r
+Memory Mode=H'00000001\r
+Memory Ascii=H'00000001\r
+Memory SplitRow=0\r
+RMemory Address=H'000000\r
+RMemory Mode=H'FFFFFFFF\r
+RMemory Ascii=H'00000001\r
+RMemory SplitRow=0\r
+Trace ViewMode=1\r
+Command Max History=H'00000032\r
+Source Display Mode=Enable\r
+Source Multi Mode=Enable\r
+Source Ask Mode=Enable\r
+Source Active Mode=Enable\r
+Source PC Color=255 255 0\r
+Source Scope Color=255 0 255\r
+Source Back Trace=255 0 255\r
+Register Change Color=255 0 0\r
+Perfomance Mode=H'00000001\r
+Perfomance Scale=1 0 0.000000 0.000000\r
+Coverage Address=H'000000\r
+Coverage Type=H'00000000\r
+RMemory Change Color=255 0 0\r
+RMemory Invalid Color=128 128 128\r
+CommandSize=0 534 359 712\r
+CommandState=0\r
+MemorySize=487 476 974 714\r
+MemoryState=0\r
+Layer0=1003,\r
+Coverage SplitRow=0\r
+Layer1=1006,\r
+Layer2=1004,\r
+Source0Name=Src\Main.c\r
+Source0Size=487 238 974 476\r
+Source0State=2\r
+Source0Line=21\r
+Source0Mode=1\r
+Source1Name=Src\Start.asm\r
+Source1Size=154 154 912 653\r
+Source1State=0\r
+Source1Line=40C\r
+Source1Mode=2\r
+RegisterSize=487 0 974 238\r
+RegisterState=0\r
+Layer3=2000,Src\Start.asm\r
+Register Select0=H'00000000\r
+Register Select1=H'00000003\r
+Register Select2=H'00000004\r
+Register Select3=H'00000005\r
+Register Select4=H'00000006\r
+Register Select5=H'00000007\r
+Register Select6=H'00000008\r
+Register Select7=H'00000010\r
+Register Select8=H'00000011\r
+Register Select9=H'00000012\r
+Register Select10=H'00000013\r
+Register Select11=H'00000014\r
+Register Select12=H'00000015\r
+Register Select13=H'00000016\r
+Register Select14=H'00000017\r
+Register Select15=H'00000018\r
+Register Select16=H'00000022\r
+Register Select17=H'00000023\r
+Register Select18=H'00000024\r
+Register Select19=H'00000025\r
+Register Select20=H'00000026\r
+Register Select21=H'00000027\r
+Register Select22=H'00000028\r
+Register Select23=H'00000029\r
+Register Select24=H'00000035\r
+WatchSize=0 357 487 714\r
+WatchState=0\r
+Watch Variable0=[pxCurrentTCB],92040000,1,-1 -1\r
+Watch Variable1=[pxTCB],10080000,1,-1 -1\r
+Watch Variable2=[usCriticalNesting],91030000,1,-1 -1\r
+LocalSize=388 0 582 161\r
+LocalState=0\r
+Layer4=1007,\r
+Layer5=2000,Src\Main.c\r
+TraceSize=243 178 486 356\r
+TraceState=0\r
+Watch Variable3=[*ptr],90080000,1,-1 -1\r
+\r
+[Path Environment]\r
+Flag=Enable\r
+Source=\r
+\r
+[Map]\r
+Flag=Enable\r
+Area0=00000000 000000EF 3 0 0\r
+Area2=00000100 0000017F 3 0 0\r
+Area3=00000180 0000018F 7 0 0\r
+Area4=00000190 00000369 3 0 0\r
+Area5=0000036A 0000037F 7 0 0\r
+Area6=00000380 00000BFF 3 0 0\r
+Area8=00002240 0000470F 3 0 0\r
+Area9=00004710 00007FFF 7 0 0\r
+Area10=00008000 0000FFFF 1 0 0\r
+Area12=000F0000 000F0FFF 3 0 0\r
+Area14=000FE000 000FFFFF 5 0 0\r
+Area16=00DE0000 00DE7FFF 5 0 0\r
+Area18=00DF0000 00DF7FFF 5 0 0\r
+Area20=00F80000 00FFFFFF 5 0 0\r
+Inrom Image=Off\r
+\r
+[Radix Environment]\r
+Flag=Enable\r
+Mode=10\r
+Source=1\r
+\r
+[Watch Environment]\r
+Flag=Enable\r
+Size=0\r
+Mode=0\r
+MBuf=0\r
+Check=1\r
+CSiz=100\r
+\r
+[Exec Environment]\r
+Flag=Enable\r
+GoIntMask=0\r
+StepUnit=3\r
+StepIntMask=0\r
+StepIntpCtrl=4\r
+GoTrcCtrl=2\r
+OnTheFlyBreakAdmit=0\r
+\r
+[Break Environment]\r
+Flag=Enable\r
+Code0=00DE00F1 1 0 1  \r
+CodeBreakFlag0=Enable\r
+Code1=00DE012F 1 0 1 main.c$103 \r
+CodeBreakFlag1=Enable\r
+Debug File=C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\ABS\96340_FreeRTOS_96348hs.abs\r
+Code2=00DE013E 1 0 1 \r
+CodeBreakFlag2=Enable\r
+Code3=00DE1B64 1 0 1 \prvRLT0_TICKISR\r
+CodeBreakFlag3=Enable\r
+\r
+[Emulation Environment]\r
+Flag=Disable\r
+\r
+[Monitor Environment]\r
+Flag=Enable\r
+MemoryWindow=1\r
+WatchWindow=0\r
+ObjectWindow=0\r
+ElapseTime=3E8\r
+Unit=1\r
+Mode=0\r
+RealtimeMemoryWindow=0\r
+\r
+[Error]\r
+Flag=Enable\r
+GuiErrorOutput=2\r
+CommandErrorOutput=1\r
+BatchErrorOutput=1\r
+ErrorOutputLevel=0\r
+\r
+[Color]\r
+Flag=Enable\r
+\r
+[Tab Environment]\r
+TabSize=8\r
+\r
+[Communication]\r
+Send=1000\r
+Receive=64\r
+\r
+[Trace Environment]\r
+Trace Break=0\r
+Trace Status=1\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/MAIN.C b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/MAIN.C
new file mode 100644 (file)
index 0000000..c9da08e
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/MAIN.C
@@ -0,0 +1,433 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*---------------------------------------------------------------------------\r
+  MAIN.C\r
+  - description\r
+  - See README.TXT for project description and disclaimer.\r
+\r
+/*---------------------------------------------------------------------------*/\r
+\r
+/* 16FX includes */\r
+#include "mb96348hs.h"\r
+\r
+/* Scheduler includes. */\r
+#include "FreeRTOS.h"\r
+#include "task.h"\r
+#include "semphr.h"\r
+#include <watchdog.h>\r
+#include <config.h>\r
+\r
+/*---------------------------------------------------------------------------*/\r
+\r
+/* Demo task priorities. */\r
+#define WTC_TASK_PRIORITY                              ( tskIDLE_PRIORITY + 5 )\r
+#define mainCHECK_TASK_PRIORITY                        ( tskIDLE_PRIORITY + 4 )\r
+#define TASK_UTILITY_PRIORITY                  ( tskIDLE_PRIORITY + 3 )\r
+#define mainSEM_TEST_PRIORITY                  ( tskIDLE_PRIORITY + 3 )\r
+#define mainCOM_TEST_PRIORITY                  ( tskIDLE_PRIORITY + 2 )\r
+#define mainQUEUE_POLL_PRIORITY                        ( tskIDLE_PRIORITY + 2 )\r
+#define mainQUEUE_BLOCK_PRIORITY               ( tskIDLE_PRIORITY + 2 )\r
+#define mainDEATH_PRIORITY                             ( tskIDLE_PRIORITY + 1 )\r
+#define mainLED_TASK_PRIORITY                  ( tskIDLE_PRIORITY + 1 )\r
+#define mainGENERIC_QUEUE_PRIORITY             ( tskIDLE_PRIORITY )\r
+\r
+/* Baud rate used by the COM test tasks. */\r
+#define mainCOM_TEST_BAUD_RATE                 ( ( unsigned portLONG ) 19200 )\r
+\r
+/* The frequency at which the 'Check' tasks executes.  See the comments at the \r
+top of the page.  When the system is operating error free the 'Check' task\r
+toggles an LED every three seconds.  If an error is discovered in any task the\r
+rate is increased to 500 milliseconds.  [in this case the '*' characters on the \r
+LCD represent LED's]*/\r
+#define mainNO_ERROR_CHECK_DELAY               ( ( portTickType ) 3000 / portTICK_RATE_MS  )\r
+#define mainERROR_CHECK_DELAY                  ( ( portTickType ) 500 / portTICK_RATE_MS  )\r
+\r
+/*---------------------------------------------------------------------------*/\r
+#define ledNUMBER_OF_LEDS              8\r
+#define mainCOM_TEST_LED               0x05\r
+#define mainCHECK_TEST_LED             0x07\r
+/*---------------------------------------------------------------------------*/\r
+/* \r
+ * The function that implements the Check task.  See the comments at the head\r
+ * of the page for implementation details.\r
+ */ \r
+static void vErrorChecks( void *pvParameters );\r
+\r
+/*\r
+ * Called by the Check task.  Returns pdPASS if all the other tasks are found\r
+ * to be operating without error - otherwise returns pdFAIL.\r
+ */\r
+static portSHORT prvCheckOtherTasksAreStillRunning( void );\r
+\r
+/*---------------------------------------------------------------------------*/\r
+\r
+static unsigned portCHAR sState[2] = {0xFF, 0xFF};\r
+/*---------------------------------------------------------------------------\r
+ * The below callback function is called from Tick ISR if configUSE_TICK_HOOK \r
+ * is configured as 1.\r
+ *---------------------------------------------------------------------------*/  \r
+/*void vApplicationTickHook ( void )\r
+{\r
+#if WATCHDOG == WTC_IN_TICK\r
+       Kick_Watchdog();\r
+#endif\r
+}*/\r
+\r
+/*---------------------------------------------------------------------------\r
+ * The below callback function is called from Delayed ISR if configUSE_IDLE_HOOK \r
+ * is configured as 1.\r
+ *---------------------------------------------------------------------------*/   \r
+void vApplicationIdleHook ( void )\r
+{\r
+#if WATCHDOG == WTC_IN_IDLE\r
+       Kick_Watchdog();\r
+#endif\r
+\r
+#if ( INCLUDE_StartFlashCoRoutines == 1 || INCLUDE_StartHookCoRoutines == 1 )  \r
+       vCoRoutineSchedule();\r
+#endif \r
+}\r
+/*---------------------------------------------------------------------------\r
+ * Initialize Port 00\r
+ *---------------------------------------------------------------------------*/ \r
+static void prvInitPort00( void )\r
+{\r
+       DDR00 = 0xFF;\r
+       PDR00 = 0xFF;\r
+       DDR09 = 0xFF;\r
+       PDR09 = 0xFF;\r
+}\r
+/*---------------------------------------------------------------------------\r
+ * Setup the hardware\r
+ *---------------------------------------------------------------------------*/ \r
+static void prvSetupHardware( void )\r
+{\r
+       prvInitPort00();\r
+\r
+#if WATCHDOG != WTC_NONE       \r
+       InitWatchdog();\r
+#endif\r
+}\r
+\r
+/*---------------------------------------------------------------------------\r
+ * main()\r
+ *---------------------------------------------------------------------------*/ \r
+void main(void)\r
+{\r
+       InitIrqLevels();                        /* Initialize interrupts */\r
+       __set_il(7);                /* Allow all levels      */\r
+               \r
+       prvSetupHardware();\r
+       \r
+#if WATCHDOG == WTC_IN_TASK    \r
+       vStartWatchdogTask( WTC_TASK_PRIORITY );\r
+#endif\r
+\r
+       /* Start the standard demo application tasks. */\r
+\r
+#if ( INCLUDE_StartLEDFlashTasks == 1 )\r
+       vStartLEDFlashTasks( mainLED_TASK_PRIORITY );\r
+#endif\r
+       \r
+#if ( INCLUDE_StartIntegerMathTasks == 1 )     \r
+       vStartIntegerMathTasks( tskIDLE_PRIORITY );\r
+#endif\r
+\r
+#if ( INCLUDE_AltStartComTestTasks == 1 )      \r
+       vAltStartComTestTasks( mainCOM_TEST_PRIORITY, mainCOM_TEST_BAUD_RATE, mainCOM_TEST_LED - 1 );\r
+#endif\r
+\r
+#if ( INCLUDE_StartPolledQueueTasks == 1 )             \r
+       vStartPolledQueueTasks( mainQUEUE_POLL_PRIORITY );\r
+#endif\r
+       \r
+#if ( INCLUDE_StartSemaphoreTasks == 1 )                       \r
+       vStartSemaphoreTasks( mainSEM_TEST_PRIORITY );\r
+#endif\r
+\r
+#if ( INCLUDE_StartBlockingQueueTasks == 1 )                   \r
+       vStartBlockingQueueTasks ( mainQUEUE_BLOCK_PRIORITY );\r
+#endif\r
+       \r
+#if ( INCLUDE_StartDynamicPriorityTasks == 1 ) \r
+       vStartDynamicPriorityTasks();\r
+#endif\r
+       \r
+#if ( INCLUDE_StartMathTasks == 1 )\r
+       vStartMathTasks( tskIDLE_PRIORITY );\r
+#endif\r
+       \r
+#if ( INCLUDE_StartFlashCoRoutines == 1 )      \r
+       vStartFlashCoRoutines( ledNUMBER_OF_LEDS );\r
+#endif \r
+       \r
+#if ( INCLUDE_StartHookCoRoutines == 1 )\r
+       vStartHookCoRoutines();\r
+#endif\r
+       \r
+#if ( INCLUDE_StartGenericQueueTasks == 1 )\r
+       vStartGenericQueueTasks( mainGENERIC_QUEUE_PRIORITY );\r
+#endif \r
+\r
+#if ( INCLUDE_StartQueuePeekTasks == 1 )\r
+       vStartQueuePeekTasks();\r
+#endif\r
+       \r
+#if ( INCLUDE_CreateBlockTimeTasks == 1 )\r
+       vCreateBlockTimeTasks();\r
+#endif\r
+       \r
+#if ( INCLUDE_CreateSuicidalTasks == 1 )\r
+       vCreateSuicidalTasks( mainDEATH_PRIORITY );\r
+#endif\r
+\r
+#if ( INCLUDE_TraceListTasks == 1 )\r
+       vTraceListTasks( TASK_UTILITY_PRIORITY );\r
+#endif\r
+       \r
+       /* Start the 'Check' task which is defined in this file. */\r
+       xTaskCreate( vErrorChecks, ( signed portCHAR * ) "Check", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL );      \r
+\r
+       vTaskStartScheduler();\r
+       \r
+       /* Should not reach here */\r
+       while (1)\r
+       {\r
+               __asm(" NOP "); // \r
+       }\r
+}\r
+\r
+/*-----------------------------------------------------------*/\r
+void vParTestToggleLED( unsigned portBASE_TYPE uxLED )\r
+{\r
+       if (uxLED < ledNUMBER_OF_LEDS)\r
+       {\r
+               vTaskSuspendAll();\r
+               \r
+               /* Toggle the state of the single genuine on board LED. */\r
+               if( (sState[0] & ((portCHAR)(1 << uxLED))) == 0)        \r
+               {\r
+                       PDR09 |= (1 << uxLED);\r
+                       sState[0] |= (1 << uxLED);\r
+               }\r
+               else\r
+               {\r
+                       PDR09 &= ~(1 << uxLED);\r
+                       sState[0] &= ~(1 << uxLED);\r
+               }\r
+               xTaskResumeAll();\r
+       }\r
+       else\r
+       {\r
+               vTaskSuspendAll();\r
+               \r
+               uxLED -= ledNUMBER_OF_LEDS;\r
+               \r
+               if( (sState[1] & ((portCHAR)(1 << uxLED))) == 0)        \r
+               {\r
+                       PDR00 |= (1 << uxLED);\r
+                       sState[1] |= (1 << uxLED);\r
+               }\r
+               else\r
+               {\r
+                       PDR00 &= ~(1 << uxLED);\r
+                       sState[1] &= ~(1 << uxLED);\r
+               }\r
+               \r
+               xTaskResumeAll();\r
+       }\r
+}\r
+/*-----------------------------------------------------------*/\r
+void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )\r
+{\r
+       /* Set or clear the output [in this case show or hide the '*' character. */\r
+       if( uxLED < ledNUMBER_OF_LEDS )\r
+       {\r
+               vTaskSuspendAll();\r
+               {\r
+                       if( xValue )\r
+                       {\r
+                               PDR09 &= ~(1 << uxLED);\r
+                               sState[0] &= ~(1 << uxLED);\r
+                       }\r
+                       else\r
+                       {\r
+                               PDR09 |= (1 << uxLED);\r
+                               sState[0] |= (1 << uxLED);                      }\r
+                       }\r
+               xTaskResumeAll();\r
+       }\r
+       else\r
+       {\r
+               vTaskSuspendAll();\r
+               {\r
+                       if( xValue )\r
+                       {\r
+                               PDR00 &= ~(1 << uxLED);\r
+                               sState[1] &= ~(1 << uxLED);\r
+                       }\r
+                       else\r
+                       {\r
+                               PDR00 |= (1 << uxLED);\r
+                               sState[1] |= (1 << uxLED);\r
+                       }\r
+               }\r
+               xTaskResumeAll();\r
+       }\r
+}\r
+/*-----------------------------------------------------------*/\r
+\r
+static void vErrorChecks( void *pvParameters )\r
+{\r
+static volatile unsigned portLONG ulDummyVariable = 3UL;\r
+portTickType xDelayPeriod = mainNO_ERROR_CHECK_DELAY;\r
+\r
+       ( void ) pvParameters;\r
+       /* Cycle for ever, delaying then checking all the other tasks are still\r
+       operating without error. */\r
+       for( ;; )\r
+       {\r
+               /* Wait until it is time to check again.  The time we wait here depends\r
+               on whether an error has been detected or not.  When an error is \r
+               detected the time is shortened resulting in a faster LED flash rate. */\r
+               vTaskDelay( xDelayPeriod );\r
+\r
+               /* Perform a bit of 32bit maths to ensure the registers used by the \r
+               integer tasks get some exercise outside of the integer tasks \r
+               themselves. The result here is not important we are just deliberately\r
+               changing registers used by other tasks to ensure that their context\r
+               switch is operating as required. - see the demo application \r
+               documentation for more info. */\r
+               ulDummyVariable *= 3UL;\r
+               \r
+               /* See if the other tasks are all ok. */\r
+               if( prvCheckOtherTasksAreStillRunning() != pdPASS )\r
+               {\r
+                       /* An error occurred in one of the tasks so shorten the delay \r
+                       period - which has the effect of increasing the frequency of the\r
+                       LED toggle. */\r
+                       xDelayPeriod = mainERROR_CHECK_DELAY;\r
+               }\r
+\r
+               /* Flash! */\r
+               vParTestToggleLED(mainCHECK_TEST_LED);\r
+       }\r
+}\r
+\r
+/*-----------------------------------------------------------*/\r
+\r
+static portSHORT prvCheckOtherTasksAreStillRunning( void )\r
+{\r
+static portSHORT sNoErrorFound = pdTRUE;\r
+\r
+       /* The demo tasks maintain a count that increments every cycle of the task\r
+       provided that the task has never encountered an error.  This function \r
+       checks the counts maintained by the tasks to ensure they are still being\r
+       incremented.  A count remaining at the same value between calls therefore\r
+       indicates that an error has been detected.  Only tasks that do not flash\r
+       an LED are checked. */\r
+       \r
+#if ( INCLUDE_StartIntegerMathTasks == 1 )\r
+       if( xAreIntegerMathsTaskStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+\r
+\r
+#if ( INCLUDE_AltStartComTestTasks == 1 )\r
+       if( xAreComTestTasksStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif \r
+       \r
+\r
+#if ( INCLUDE_StartPolledQueueTasks == 1 )\r
+       if( xArePollingQueuesStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartSemaphoreTasks == 1 )       \r
+       if( xAreSemaphoreTasksStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartBlockingQueueTasks == 1 )   \r
+       if( xAreBlockingQueuesStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartDynamicPriorityTasks == 1 )\r
+       if( xAreDynamicPriorityTasksStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartMathTasks == 1 )\r
+       if( xAreMathsTaskStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+\r
+#if ( INCLUDE_StartFlashCoRoutines == 1 )      \r
+       if( xAreFlashCoRoutinesStillRunning() != pdTRUE ) \r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+       \r
+#if ( INCLUDE_StartHookCoRoutines == 1 )       \r
+       if( xAreHookCoRoutinesStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+       }\r
+#endif\r
+\r
+#if ( INCLUDE_StartGenericQueueTasks == 1 )    \r
+       if ( xAreGenericQueueTasksStillRunning() != pdTRUE )\r
+    {\r
+       sNoErrorFound = pdFALSE;\r
+    }\r
+#endif\r
+    \r
+#if ( INCLUDE_StartQueuePeekTasks == 1 )       \r
+       if ( xAreQueuePeekTasksStillRunning() != pdTRUE )\r
+    {\r
+       sNoErrorFound = pdFALSE;\r
+    }\r
+#endif\r
+    \r
+#if ( INCLUDE_CreateBlockTimeTasks == 1 )    \r
+    if( xAreBlockTimeTestTasksStillRunning() != pdTRUE )\r
+       {\r
+               sNoErrorFound = pdFALSE;\r
+    }\r
+#endif\r
+    \r
+#if ( INCLUDE_CreateSuicidalTasks == 1 )\r
+    if( xIsCreateTaskStillRunning() != pdTRUE )\r
+    {\r
+       sNoErrorFound = pdFALSE;\r
+    }\r
+#endif\r
+\r
+       return sNoErrorFound;\r
+}\r
+\r
+/*---------------------------------------------------------------------------*/ 
\ No newline at end of file

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/START.ASM b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/START.ASM
new file mode 100644 (file)
index 0000000..711f660
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/START.ASM
@@ -0,0 +1,1835 @@
+;====================================================================\r
+; THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS.  \r
+;  FUJITSU MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY   \r
+;         FOR ANY ERRORS OR ELIGIBILITY FOR ANY PURPOSES.            \r
+;                                                                    \r
+;    Startup file for memory and basic controller initialisation     \r
+;                                                                    \r
+;    MB96300 Family C Compiler\r
+;                                                                    \r
+;    (C) FUJITSU MICROELECTRONICS EUROPE 1998-2008                   \r
+;====================================================================\r
+\r
+          .PROGRAM  STARTUP  \r
+          .TITLE    "STARTUP FILE FOR MEMORY INITIALISATION"\r
+\r
+;====================================================================\r
+; 1  Contents\r
+;====================================================================\r
+; 1   Contents\r
+; 2   Disclaimer\r
+; 3   History\r
+;\r
+; 4   SETTINGS              (USER INTERFACE)\r
+; 4.1  Controller Series\r
+; 4.2   C-language Memory model\r
+; 4.3   Function-Call Interface\r
+; 4.4   Constant Data Handling\r
+; 4.5   Stack Type and Stack Size\r
+; 4.6   General Register Bank\r
+; 4.7   Low-Level Library Interface\r
+; 4.8   Clock Selection\r
+; 4.9   Clock Stabilization Time\r
+; 4.10  External Bus Interface\r
+; 4.11  ROM Mirror configuration\r
+; 4.12  Flash Security\r
+; 4.13  Flash Write Protection\r
+; 4.14  Boot Vector\r
+; 4.15  UART scanning\r
+; 4.16  Enable RAMCODE Copying\r
+; 4.17  Enable information stamp in ROM\r
+; 4.18  Enable Background Debugging Mode\r
+;\r
+; 5   Section and Data Declaration\r
+; 5.1   Several fixed addresses (fixed for MB963xx controllers)\r
+; 5.2   Declaration of __near addressed data sections\r
+; 5.3   Declaration of RAMCODE section and labels\r
+; 5.4   Declaration of sections containing other sections description\r
+; 5.5   Stack area and stack top definition/declaration\r
+; 5.6   Direct page register dummy label definition\r
+;\r
+; 6   Start-Up Code\r
+; 6.1   Import external symbols\r
+; 6.2   Program start (the boot vector should point here)\r
+; 6.3   "NOT RESET YET" WARNING\r
+; 6.4   Initialisation of processor status\r
+; 6.5   Set clock ratio (ignore subclock)\r
+; 6.6   Set external bus configuration\r
+; 6.7   Prepare stacks and set the active stack type\r
+; 6.8   Copy initial values to data areas\r
+; 6.9   Clear uninitialised data areas to zero\r
+; 6.10  Set Data Bank Register (DTB) and Direct Page Register (DPR)\r
+; 6.11  Wait for PLL to stabilise\r
+; 6.12  Initialise Low-Level Library Interface\r
+; 6.13  Call C-language main function\r
+; 6.14  Shut down library\r
+; 6.15  Program end loop\r
+; 6.16  Set Flash Security\r
+; 6.17  Set Flash write protection\r
+; 6.18  Debug address specification\r
+;\r
+;====================================================================\r
+; 2  Disclaimer\r
+;====================================================================\r
+;                  FUJITSU MICROELECTRONICS EUROPE GMBH\r
+;                  Pittlerstrasse 47, 63225 Langen, Germany \r
+;                  Tel.:++49 6103 690-0, Fax -122\r
+;                                                               \r
+;    The following software is for demonstration purposes only. \r
+;    It is not fully tested, nor validated in order to fulfil \r
+;    its task under all circumstances. Therefore, this software \r
+;    or any part of it must only be used in an evaluation       \r
+;    laboratory environment.                                    \r
+;    This software is subject to the rules of our standard      \r
+;    DISCLAIMER, that is delivered with our SW-tools on the \r
+;    Fujitsu Microcontrollers CD (V3.4 or higher "\START.HTM") or\r
+;    on our Internet Pages:                                      \r
+;    http://www.fme.gsdc.de/gsdc.htm\r
+;    http://emea.fujitsu.com/microelectronics \r
+;\r
+;====================================================================\r
+; 3  History\r
+;====================================================================\r
+; $Id: START.ASM,v 1.25 2007/09/28 07:33:18 mcuae Exp $\r
+\r
+\r
+#define VERSION  "1.25"\r
+/*\r
+$Log: START.ASM,v $\r
+Revision 1.25  2007/09/28 07:33:18  mcuae\r
+Bug in BDM baudrate calculation corrected\r
+\r
+Revision 1.24  2007/09/26 14:03:08  mcuae\r
+- Device list for MB96340 series updated and expanded\r
+\r
+Revision 1.23  2007/08/06 14:48:16  mcuae\r
+- BDM section always reserved, filled with 0xFF, if not configured\r
+\r
+Revision 1.22  2007/08/02 08:34:03  mcuae\r
+- communication mode bits of BDM configuration grouped\r
+\r
+Revision 1.21  2007/07/13 08:23:05  mwilla\r
+device selection for BDM baud rate improved\r
+\r
+Revision 1.20  2007/06/12 10:43:57  mwilla\r
+- BDM-Baud-Rate calculation includes crystal frequency\r
+\r
+Revision 1.19  2007/06/06 07:46:55  mwilla\r
+- add Background Debugging Configuration\r
+- Stack initialization moved before variable initialization\r
+- values of cystal frequency and device macros changed\r
+\r
+Revision 1.18  2007/04/16 07:56:02  phuene\r
+- update clock settings when crystal is 8 MHz so that the CLKVCO is low\r
+\r
+Revision 1.17  2007/04/10 11:30:43  phuene\r
+- add MB96320 Series\r
+- Clock settings optimized for CPU_8MHZ_CLKP2_8MHZ, CPU_12MHZ_CLKP2_12MHZ, CPU_16MHZ_CLKP2_16MHZ, CPU_24MHZ_CLKP2_24MHZ, CPU_32MHZ_CLKP2_32MHZ\r
+- make the selection for the individual devices also consider the selected Series\r
+- support 8 MHz crystal\r
+- add clock setting CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ\r
+- prohibit CPU_32MHZ_CLKP2_16MHZ, CPU_CLKP1_16MHZ_CLKP2_16MHZ for MB96F348H and MB96F348T according to functional limitation 16FXFL0014\r
+\r
+Revision 1.16  2007/02/07 12:38:10  phuene\r
+- support disabling the UART scanning in Internal Vector Mode\r
+- distinguish between Reset Vector and Boot Vector: the Boot Vector points to the start of the user application\r
+\r
+Revision 1.15  2007/02/07 09:00:19  phuene\r
+- add .SKIP instructions to occupy the whole ROM configuration block area\r
+\r
+Revision 1.14  2007/01/29 13:15:06  phuene\r
+- fix CPU_4MHZ_MAIN_CLKP2_4MHZ clock setting\r
+\r
+Revision 1.13  2007/01/03 10:40:14  phuene\r
+- change clock setting CPU_24MHZ_CLKP2_16MHZ to CPU_24MHZ_CLKP2_12MHZ; this allows for better performance of MB96F348H/T\r
+- use additional preprocessor statements to avoid checking for PLL ready twice in some cases\r
+\r
+Revision 1.12  2007/01/02 10:16:20  phuene\r
+- correct CLKP2 (CAN) clock for CPU_32MHZ and MB96F348H/T\r
+- correct CLKP2 (CAN) clock for CPU_24MHZ for all other devices than MB96F348H/T\r
+\r
+Revision 1.11  2006/12/28 10:49:52  phuene\r
+- corrected PLL setting for CPU_16MHZ for MB96348H, MB96348T\r
+\r
+Revision 1.10  2006/12/28 08:41:57  phuene\r
+- correct revision number at new location\r
+\r
+Revision 1.1  2006/12/28 07:20:01  phuene\r
+- new location in CVS\r
+\r
+Revision 1.9  2006/12/27 13:00:45  phuene\r
+- add support for ROM Mirror when using the Simulator\r
+- add support for 16FXFL0022, 16FXFL0023\r
+\r
+Revision 1.8  2006/12/11 16:43:37  phuene\r
+- fix typo\r
+\r
+Revision 1.7  2006/12/11 16:35:08  phuene\r
+- add setting for Clock Stabilization Times\r
+- modify clock settings:\r
+  - CLKP2 < 28 MHz\r
+  - remove clock settings using more wait cycles than absolutely required\r
+\r
+Revision 1.6  2006/11/03 13:38:45  phuene\r
+- modify clock settings to also set the Flash Memory Timing\r
+- add support for both parameter passing models\r
+\r
+Revision 1.5  2006/08/07 14:01:44  phuene\r
+- change default clock setting to PLLx4 for CLKS1, CLKS2\r
+- correct clock setting\r
+- disable Flash Security by default for Main Flash, Satellite Flash\r
+- disable availability of Satellite Flash by default\r
+\r
+Revision 0.1  2006/01/25 15:37:46  phu\r
+- initial version based on start.asm for MB90340 Series, version 3.8\r
+Revision 0.2  2006/07/14 15:37:46  phu\r
+- include PIER settings for External Bus operation\r
+Revision 0.3  2006/07/14 15:37:46  phu\r
+- add MB96350 Series\r
+- correct PIER settings for HRQ and RDY signals\r
+Revision 0.4  2006/08/07 15:35:35  phu\r
+- change default clock setting to PLLx4 for CLKS1, CLKS2\r
+- correct clock setting\r
+- disable Flash Security by default for Main Flash, Satellite Flash\r
+- disable availability of Satellite Flash by default\r
+*/\r
+;====================================================================\r
+\r
+;====================================================================\r
+; 4  Settings\r
+;====================================================================\r
+;\r
+; CHECK ALL OPTIONS WHETHER THEY FIT TO THE APPLICATION\r
+;\r
+; Configure this startup file in the "Settings" section. Search for\r
+; comments with leading "; <<<". This points to the items to be set.\r
+;====================================================================\r
+#set      OFF       0\r
+#set      ON        1\r
+\r
+;====================================================================\r
+; 4.1  Controller Series, Device\r
+;====================================================================\r
+\r
+#set      MB96320   0\r
+#set      MB96340   1\r
+#set      MB96350   2\r
+#set      MB96360   3\r
+#set      MB96380   4\r
+\r
+#set      SERIES    MB96340        ; <<< select Series\r
+\r
+\r
+; Only if SERIES = MB96340 was selected, please specify the device\r
+; according to the following selection\r
+; Note: Do not change order because of device number dependency in\r
+; 6.5 Clock settings and 6.18 Debug address specification!\r
+#set      MB96348HA  1\r
+#set      MB96348TA  2\r
+#set      MB96346RA  3\r
+#set      MB96346YA  4\r
+#set      MB96346AA  5\r
+#set      MB96347RA  6\r
+#set      MB96347YA  7\r
+#set      MB96347AA  8\r
+#set      MB96348RA  9\r
+#set      MB96348YA  10\r
+#set      MB96348AA  11\r
+#set      MB96346RB  12\r
+#set      MB96346AB  13\r
+#set      MB96346YB  14\r
+#set      MB96347RB  15\r
+#set      MB96347AB  16\r
+#set      MB96347YB  17\r
+#set      MB96348CA  18\r
+#set      MB96348HB  19\r
+#set      MB96348TB  20\r
+#set      MB96348RB  21\r
+#set      MB96348AB  22\r
+#set      MB96348YB  23\r
+#set      MB96348CC  24\r
+#set      MB96348HC  25\r
+#set      MB96348TC  26\r
+\r
+#set      DEVICE    MB96348HB      ; <<< select device if Series = MB96340\r
+\r
+;====================================================================\r
+; 4.2  C-language Memory model\r
+;====================================================================\r
+\r
+                                   ;      data      code   \r
+#set      SMALL     0              ;     16 Bit    16 Bit\r
+#set      MEDIUM    1              ;     16 Bit    24 Bit\r
+#set      COMPACT   2              ;     24 Bit    16 Bit\r
+#set      LARGE     3              ;     24 Bit    24 Bit\r
+#set      AUTOMODEL 4              ; works always, might occupy two\r
+                                   ; additional bytes\r
+\r
+\r
+#set      MEMMODEL  AUTOMODEL      ; <<< C-memory model\r
+\r
+; The selected memory model should be set in order to fit to the\r
+; model selected for the compiler. \r
+; Note, in this startup version AUTOMODEL will work for all\r
+; C-models. However, if the compiler is configured for SMALL or\r
+; COMPACT, two additional bytes on stack are occupied. If this is not\r
+; acceptable, the above setting should be set to the correct model.\r
+\r
+;====================================================================\r
+; 4.3  Function-Call Interface\r
+;====================================================================\r
+          #if __REG_PASS__\r
+            .REG_PASS\r
+          #endif\r
+\r
+; Above statement informs Assembler on compatibility of start-up code\r
+; to  Function Call Interface  as selected for the application. There\r
+; is nothing to configure.\r
+; The Function-Call Interface specifies the method of passing parame-\r
+; ter from function caller to callee.  The standard method of FCC907S\r
+; compiler  uses  "stack argument passing".  Alternatively,  language\r
+; tools can be configured for "register argument passing".\r
+; For details see the compiler manual.\r
+; This start-up file is compatible to both interfaces.\r
+\r
+;====================================================================\r
+; 4.4  Constant Data Handling\r
+;====================================================================\r
+\r
+#set      ROMCONST    0            ; works only with compiler ROMCONST\r
+#set      RAMCONST    1            ; works with BOTH compiler settings\r
+#set      AUTOCONST   RAMCONST     ; works with BOTH compiler settings\r
+                              \r
+#set      CONSTDATA   AUTOCONST    ; <<< set RAM/ROM/AUTOCONST\r
+\r
+; - AUTOCONST (default) is the same as RAMCONST\r
+; - RAMCONST/AUTOCONST should always work, even if compiler is set to\r
+;   ROMCONST. If compiler is set to ROMCONST and this startup file is\r
+;   set to RAMCONST or AUTOCONST, this startup file will generate an\r
+;   empty section CINIT in RAM. However, the code, which copies from \r
+;   CONST to CINIT will not have any effect, because size of section is 0.\r
+; - It is highly recommended to set the compiler to ROMCONST for \r
+;   single-chip mode or internal ROM+ext bus. The start-up file \r
+;   should be set to AUTOCONST.\r
+; - ROMCONST setting on systems with full external bus requires exter-\r
+;   nal address mapping.\r
+;   Single-chip can be emulated by the emulator debugger.\r
+;   ROM mirror can also be used with simulator.\r
+;\r
+; see also ROM MIRROR options \r
+\r
+;====================================================================\r
+; 4.5  Stack Type and Stack Size\r
+;====================================================================\r
+\r
+#set      USRSTACK      0       ; user stack: for main program\r
+#set      SYSSTACK      1       ; system stack: for main program and interrupts\r
+\r
+#set      STACKUSE  SYSSTACK    ; <<< set active stack\r
+\r
+#set      STACK_RESERVE  ON     ; <<< reserve stack area in this module\r
+#set      STACK_SYS_SIZE 1500   ; <<< byte size of System stack\r
+#set      STACK_USR_SIZE 2      ; <<< byte size of User stack \r
+\r
+#set      STACK_FILL    ON      ; <<< fills the stack area with pattern\r
+#set      STACK_PATTERN 0x55AA  ; <<< the pattern to write to stack\r
+\r
+; - If the active stack is set to SYSSTACK, it is used for main program\r
+;   and interrupts. In this case, the user stack can be set to a dummy\r
+;   size.\r
+;   If the active stack is set to user stack, it is used for the main\r
+;   program but the system stack is automatically activated, if an inter-\r
+;   rupt is serviced. Both stack areas must have a reasonable size.\r
+; - If STACK_RESERVE is ON, the sections USTACK and SSTACK are reserved \r
+;   in this module. Otherwise, they have to be reserved in other modules.\r
+;   If STACK_RESERVE is OFF, the size definitions STACK_SYS_SIZE and \r
+;   STACK_USR_SIZE have no meaning.\r
+; - Even if they are reserved in other modules, they are still initialised\r
+;   in this start-up file.\r
+; - Filling the stack with a pattern allows to dynamically check the stack \r
+;   area, which had already been used.\r
+;\r
+; - If only system stack is used and SSB is linked to a different bank\r
+;   than USB, make sure that all C-modules (which generate far pointers \r
+;   to stack data) have "#pragma SSB". Applies only to exclusive confi-\r
+;   gurations.\r
+; - Note, several library functions require quite a big stack (due to \r
+;   ANSI). Check the stack information files (*.stk) in the LIB\907\r
+;   directory.\r
+\r
+;====================================================================\r
+; 4.6  General Register Bank\r
+;====================================================================\r
+\r
+#set      REGBANK   0           ; <<< set default register bank\r
+\r
+; set the General Register Bank that is to be used after startup.\r
+; Usually, this is bank 0, which applies to address H'180..H'18F. Set\r
+; in the range from 0 to 31.\r
+; Note: All used register banks have to be reserved (linker options).\r
+\r
+#if REGBANK > 31 || REGBANK < 0\r
+#  error REGBANK setting out of range\r
+#endif\r
+\r
+;====================================================================\r
+; 4.7  Low-Level Library Interface\r
+;====================================================================\r
+\r
+#set      CLIBINIT  OFF         ; <<< select extended library usage\r
+\r
+; This option has only to be set, if stream-IO/standard-IO function of\r
+; the C-library have to be used (printf(), fopen()...). This also \r
+; requires low-level functions to be defined by the application \r
+; software.\r
+; For other library functions (like e.g. sprintf()) all this is not\r
+; necessary. However, several functions consume a large amount of stack.\r
+\r
+;====================================================================\r
+; 4.8  Clock Selection\r
+;====================================================================\r
+\r
+; The clock selection requires that a 4 MHz external clock is provided\r
+; as the Main Clock. If a different frequency is used, the Flash Memory\r
+; Timing settings must be checked!\r
+\r
+#set      CLOCKWAIT      ON     ; <<< wait for stabilized clock, if\r
+                                ;     Main Clock or PLL is used\r
+\r
+; The clock is set quite early. However, if CLOCKWAIT is ON, polling \r
+; for machine clock to be switched to Main Clock or PLL is done at \r
+; the end of this file. Therefore, the stabilization time is not \r
+; wasted. Main() will finally start at correct speed. Resources can \r
+; be used immediately.\r
+; Note: Some frequency settings (below) necessarily need a stabilized\r
+; PLL for final settings. In these cases, the CLOCKWAIT setting above \r
+; does not have any effect.\r
+;\r
+; This startup file version does not support subclock.\r
+\r
+#set      FREQ_4MHZ       D'4000000L\r
+#set      FREQ_8MHZ       D'8000000L\r
+\r
+#set      CRYSTAL         FREQ_4MHZ  ; <<< select external crystal frequency\r
+\r
+#set      CPU_4MHZ_MAIN_CLKP2_4MHZ            0x0004\r
+#set      CPU_4MHZ_PLL_CLKP2_4MHZ             0x0104\r
+#set      CPU_8MHZ_CLKP2_8MHZ                 0x0108\r
+#set      CPU_12MHZ_CLKP2_12MHZ               0x010C\r
+#set      CPU_16MHZ_CLKP2_16MHZ               0x0110\r
+#set      CPU_24MHZ_CLKP2_12MHZ               0x0118\r
+#set      CPU_32MHZ_CLKP2_16MHZ               0x0120\r
+#set      CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ   0x0220\r
+#set      CPU_48MHZ_CLKP2_16MHZ               0x0130\r
+#set      CPU_56MHZ_CLKP2_14MHZ               0x0138\r
+\r
+#set      CLOCK_SPEED     CPU_56MHZ_CLKP2_14MHZ              ; <<< set clock speeds\r
+\r
+; The peripheral clock CLKP1 is set to the same frequency than the CPU.\r
+; The peripheral clock CLKP2 has its setting. This is because it\r
+; feeds only the CAN controllers and Sound Generators. These do not\r
+; need high frequency clocks.\r
+\r
+;====================================================================\r
+; 4.9  Clock Stabilization Time\r
+;====================================================================\r
+\r
+#set      MC_2_10_CYCLES   0\r
+#set      MC_2_12_CYCLES   1\r
+#set      MC_2_13_CYCLES   2\r
+#set      MC_2_14_CYCLES   3\r
+#set      MC_2_15_CYCLES   4\r
+#set      MC_2_16_CYCLES   5\r
+#set      MC_2_17_CYCLES   6\r
+#set      MC_2_18_CYCLES   7\r
+\r
+#set      MC_STAB_TIME    MC_2_15_CYCLES  ; <<< select Main Clock Stabilization Time\r
+\r
+;====================================================================\r
+; 4.10 External Bus Interface\r
+;====================================================================\r
+\r
+#set      SINGLE_CHIP    0         ; all internal\r
+#set      INTROM_EXTBUS  1         ; mask ROM or FLASH memory used\r
+#set      EXTROM_EXTBUS  2         ; full external bus (INROM not used) \r
+\r
+#set      BUSMODE SINGLE_CHIP      ; <<< set bus mode (see mode pins)\r
+\r
+#set      MULTIPLEXED     0        ; \r
+#set      NON_MULTIPLEXED 1        ; only if supported by the device\r
+\r
+#set      ADDRESSMODE MULTIPLEXED  ; <<< set address-mode\r
+\r
+; Some devices support multiplexed and/or non-multiplexed Bus mode\r
+; please refer to the related datasheet/hardwaremanual\r
+\r
+\r
+; If BUSMODE is "SINGLE_CHIP", ignore remaining bus settings.\r
+\r
+; Select the used Chip Select areas\r
+#set      CHIP_SELECT0    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT1    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT2    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT3    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT4    OFF      ; <<< enable chip select area\r
+#set      CHIP_SELECT5    OFF      ; <<< enable chip select area\r
+\r
+#set      HOLD_REQ           OFF   ; <<< select Hold function\r
+#set      EXT_READY          OFF   ; <<< select external Ready function\r
+#set      EXT_CLOCK_ENABLE   OFF   ; <<< select external bus clock output\r
+#set      EXT_CLOCK_INVERT   OFF   ; <<< select clock inversion\r
+#set      EXT_CLOCK_SUSPEND  OFF   ; <<< select if external clock is suspended when no transfer in progress\r
+\r
+; The external bus clock is derived from core clock CLKB. Select the divider for the external bus clock.\r
+\r
+#set      EXT_CLOCK_DIV1     0\r
+#set      EXT_CLOCK_DIV2     1\r
+#set      EXT_CLOCK_DIV4     2\r
+#set      EXT_CLOCK_DIV8     3\r
+#set      EXT_CLOCK_DIV16    4\r
+#set      EXT_CLOCK_DIV32    5\r
+#set      EXT_CLOCK_DIV64    6\r
+#set      EXT_CLOCK_DIV128   7\r
+\r
+#set      EXT_CLOCK_DIVISION  EXT_CLOCK_DIV1 ; <<< select clock divider\r
+\r
+#set      ADDR_PINS_23_16    B'00000000     ; <<< select used address lines \r
+                                            ;     A23..A16 to be output.\r
+#set      ADDR_PINS_15_8     B'00000000     ; <<< select used address lines \r
+                                            ;     A15..A8 to be output.\r
+#set      ADDR_PINS_7_0      B'00000000     ; <<< select used address lines \r
+                                            ;     A7..A0 to be output.\r
+\r
+#set      LOW_BYTE_SIGNAL    OFF   ; select low byte signal LBX\r
+#set      HIGH_BYTE_SIGNAL   OFF   ; select high byte signal UBX\r
+#set      LOW_WRITE_STROBE   OFF   ; select write strobe signal WRLX/WRX\r
+#set      HIGH_WRITE_STROBE  OFF   ; select write strobe signal WRHX\r
+#set      READ_STROBE        OFF   ; select read strobe signal RDX\r
+#set      ADDRESS_STROBE     OFF   ; select address strobe signal ALE/ASX\r
+#set      ADDRESS_STROBE_LVL OFF   ; select address strobe function: OFF - active low; ON - active high\r
+\r
+\r
+#set      CS0_CONFIG  B'0000000000000000    ; <<< select Chip Select Area 0 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- ignored\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS1_CONFIG  B'0000000000000000    ; <<< select Chip Select Area 1 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- ignored\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS2_CONFIG  B'0000011000000000    ; <<< select Chip Select Area 2 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- External area size (0: 64kB, 1: 128kB, 2: 256kB, 3: 512kB, 4: 1MB, 5: 2MB, 6: 4MB, 7: 8MB)\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS3_CONFIG  B'0000011000000000    ; <<< select Chip Select Area 3 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- External area size (0: 64kB, 1: 128kB, 2: 256kB, 3: 512kB, 4: 1MB, 5: 2MB, 6: 4MB, 7: 8MB)\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS4_CONFIG  B'0000011000000000    ; <<< select Chip Select Area 4 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- External area size (0: 64kB, 1: 128kB, 2: 256kB, 3: 512kB, 4: 1MB, 5: 2MB, 6: 4MB, 7: 8MB)\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+#set      CS5_CONFIG  B'0000011000000000    ; <<< select Chip Select Area 5 configuration\r
+;                       |||||||||||||+++-- Automatic wait cycles (0: 0, 1: 1, 2: 2, 3: 3, 4: 4, 5: 8, 6: 16, 7: 32)\r
+;                       ||||||||||||+----- Address Cycle Extension (0: not extended, 1: extension by 1 cycle)\r
+;                       |||||||||||+------ Strobe timing (0: scheme 0, 1: scheme 1)\r
+;                       ||||||||||+------- Write strobe function (0: WRLX strobe, 1: WRX strobe)\r
+;                       |||||||||+-------- Endianess (0: little endian, 1: big endian)\r
+;                       ||||||||+--------- Bus width (0: 16bit, 1: 8bit)\r
+;                       |||||+++---------- External area size (0: 64kB, 1: 128kB, 2: 256kB, 3: 512kB, 4: 1MB, 5: 2MB, 6: 4MB, 7: 8MB)\r
+;                       ||||+------------- Chip Select output enable (0: CS disabled, 1: CS enabled)\r
+;                       |||+-------------- Chip Select level (0: low active, 1: high active)\r
+;                       ||+--------------- Access type limitation (0: code and data, 1: data only)\r
+;                       ++---------------- ignored\r
+\r
+\r
+#set      CS2_START  0x00       ; select start bank of chip select area; valid values: 0x00..0xFF\r
+#set      CS3_START  0x40       ; select start bank of chip select area; valid values: 0x00..0xFF\r
+#set      CS4_START  0x80       ; select start bank of chip select area; valid values: 0x00..0xFF\r
+#set      CS5_START  0xC0       ; select start bank of chip select area; valid values: 0x00..0xFF\r
+\r
+\r
+;====================================================================\r
+; 4.11 ROM Mirror configuration\r
+;====================================================================\r
+\r
+#set      MIRROR_8KB    0\r
+#set      MIRROR_16KB   1\r
+#set      MIRROR_24KB   2\r
+#set      MIRROR_32KB   3\r
+\r
+#set      ROMMIRROR     ON          ; <<< ROM mirror function ON/OFF\r
+#set      MIRROR_BANK   0xF         ; <<< ROM Mirror bank, allowed entries: 0x0..0xF for the banks 0xF0..0xFF\r
+#set      MIRROR_SIZE   MIRROR_32KB ; <<< ROM Mirror size\r
+\r
+; One can select which ROM area to mirror into the upper half of bank 00.\r
+; If ROMMIRROR = OFF is selected, the address range 0x008000..0x00FFFF\r
+; shows the contents of the respective area of bank 1: 0x018000..0x01FFFF.\r
+; If ROMMIRROR = ON is selected, the memory bank to mirror can be selected.\r
+; Available banks are 0xF0 to 0xFF. Furthermore, the ROM Mirror area size can\r
+; be selected. 4 sizes are available: 8 kB, 16 kB, 24 kB, or 32 kB. The ROM Mirror\r
+; from the highest address of the selected bank downwards, e.g. if bank 0xFF and\r
+; mirror size 24 kB is selected, the memory range 0xFFA000..0xFFFFFF is mirrored\r
+; to address range 0x00A000..0x00FFFF. The memory area not selected for\r
+; ROM Mirror is still mirrored from bank 0x01.\r
+; This is necessary to get the compiler ROMCONST option working. This is intended\r
+; to increase performance, if a lot of dynamic data have to be accessed.\r
+; In SMALL and MEDIUM model these data can be accessed within bank 0,\r
+; which allows to use near addressing. Please make sure to have the linker \r
+; setting adjusted accordingly!\r
+\r
+\r
+;====================================================================\r
+; 4.12 Flash Security\r
+;====================================================================\r
+\r
+#set      MAIN_SECURITY_ENABLE       OFF ; <<< enable Flash Security for Main Flash\r
+#set      SATELLITE_FLASH            OFF ; <<< select if Satellite Flash is available\r
+#set      SATELLITE_SECURITY_ENABLE  OFF ; <<< enable Flash Security for Satellite Flash\r
+\r
+; set the Flash Security unlock key (16 bytes)\r
+; all 0: unlock not possible\r
+#set      MAIN_UNLOCK_0              0x00\r
+#set      MAIN_UNLOCK_1              0x00\r
+#set      MAIN_UNLOCK_2              0x00\r
+#set      MAIN_UNLOCK_3              0x00\r
+#set      MAIN_UNLOCK_4              0x00\r
+#set      MAIN_UNLOCK_5              0x00\r
+#set      MAIN_UNLOCK_6              0x00\r
+#set      MAIN_UNLOCK_7              0x00\r
+#set      MAIN_UNLOCK_8              0x00\r
+#set      MAIN_UNLOCK_9              0x00\r
+#set      MAIN_UNLOCK_10             0x00\r
+#set      MAIN_UNLOCK_11             0x00\r
+#set      MAIN_UNLOCK_12             0x00\r
+#set      MAIN_UNLOCK_13             0x00\r
+#set      MAIN_UNLOCK_14             0x00\r
+#set      MAIN_UNLOCK_15             0x00\r
+\r
+#set      SATELLITE_UNLOCK_0         0x00\r
+#set      SATELLITE_UNLOCK_1         0x00\r
+#set      SATELLITE_UNLOCK_2         0x00\r
+#set      SATELLITE_UNLOCK_3         0x00\r
+#set      SATELLITE_UNLOCK_4         0x00\r
+#set      SATELLITE_UNLOCK_5         0x00\r
+#set      SATELLITE_UNLOCK_6         0x00\r
+#set      SATELLITE_UNLOCK_7         0x00\r
+#set      SATELLITE_UNLOCK_8         0x00\r
+#set      SATELLITE_UNLOCK_9         0x00\r
+#set      SATELLITE_UNLOCK_10        0x00\r
+#set      SATELLITE_UNLOCK_11        0x00\r
+#set      SATELLITE_UNLOCK_12        0x00\r
+#set      SATELLITE_UNLOCK_13        0x00\r
+#set      SATELLITE_UNLOCK_14        0x00\r
+#set      SATELLITE_UNLOCK_15        0x00\r
+\r
+\r
+;====================================================================\r
+; 4.13  Flash Write Protection\r
+;====================================================================\r
+\r
+#set      MAIN_FLASH_WRITE_PROTECT        OFF       ; <<< select Flash write protection\r
+#set      PROTECT_SECTOR_SA0              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA1              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA2              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA3              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA32             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA33             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA34             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA35             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA36             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA37             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA38             OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SA39             OFF       ; <<< select individual sector to protect\r
+\r
+#set      SATELLITE_FLASH_WRITE_PROTECT   OFF       ; <<< select Flash write protection\r
+#set      PROTECT_SECTOR_SB0              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SB1              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SB2              OFF       ; <<< select individual sector to protect\r
+#set      PROTECT_SECTOR_SB3              OFF       ; <<< select individual sector to protect\r
+\r
+\r
+;====================================================================\r
+; 4.14  Boot Vector\r
+;====================================================================\r
+\r
+#set      BOOT_VECTOR_TABLE  1              ; enable boot vector\r
+#set      BOOT_VECTOR_FIXED  2              ; enable boot vector\r
+\r
+#set      BOOT_VECTOR   BOOT_VECTOR_TABLE   ; <<< select type of boot vector\r
+\r
+; If boot vector generation is enabled (BOOT_VECTOR_TABLE, BOOT_VECTOR_FIXED),\r
+; appropriate code is generated. If it is disabled (OFF), start-up file does\r
+; not care about.\r
+;\r
+;   BOOT_VECTOR_TABLE: - Create table entry at address oxFFFFDC.\r
+;                      - Any start address can be set and start-up file will\r
+;                        set address of this start code.\r
+;   BOOT_VECTOR_FIXED: - Instead of table entry, a special marker is set in\r
+;                        ROM Configuration Block, which enables the fixed\r
+;                        start address 0xDF0080. This is prefered setting \r
+;                        for user boot loaders.\r
+;                 OFF: - Do not set table entry and marker. This might be used\r
+;                        for application to be loaded by boot loader.\r
+;\r
+; Note\r
+; BOOT_VECTOR_TABLE setting can also be used, if all other interrupt vectors\r
+; are specified via "pragma intvect". Only if interrupts 0..7 are specified\r
+; via "pragma intvect", these will conflict with the vector in this module.\r
+; The reason is the INTVECT section, which includes the whole area from the\r
+; lowest to the highest specified vector.\r
+\r
+#if BOOT_VECTOR == BOOT_VECTOR_TABLE\r
+          .SECTION        RESVECT, CONST, LOCATE=H'FFFFDC\r
+          .DATA.E _start\r
+          .SECTION        BOOT_SELECT, CONST, LOCATE=H'DF0030\r
+          .DATA.L 0xFFFFFFFF\r
+          \r
+#else\r
+#  if BOOT_VECTOR == BOOT_VECTOR_FIXED\r
+          .SECTION        BOOT_SELECT, CONST, LOCATE=H'DF0030\r
+          .DATA.L 0x292D3A7B        ; Magic Word\r
+#  else\r
+          .SECTION        BOOT_SELECT, CONST, LOCATE=H'DF0030\r
+          .SKIP   4\r
+#  endif\r
+#endif\r
+\r
+;====================================================================\r
+; 4.15  UART scanning\r
+;====================================================================\r
+\r
+#set      UART_SCANNING   OFF        ; <<< enable UART scanning in\r
+                                     ;     Internal Vector Mode\r
+;\r
+; By default, the MCU scans in Internal Vector Mode for a UART \r
+; communication after reset. This enables to establish a serial \r
+; communication without switching to Serial Communication Mode.\r
+; For the final aplpication, sset this switch to OFF to achieve the \r
+; fastest start-up time.\r
+\r
+#if UART_SCANNING == ON\r
+          .SECTION        UART_SCAN_SELECT, CONST, LOCATE=H'DF0034\r
+          .DATA.L 0xFFFFFFFF\r
+#else          \r
+          .SECTION        UART_SCAN_SELECT, CONST, LOCATE=H'DF0034\r
+          .DATA.L 0x292D3A7B\r
+#endif\r
+          .SKIP   0x08\r
+\r
+\r
+;====================================================================\r
+; 4.16  Enable RAMCODE Copying\r
+;====================================================================\r
+\r
+#set      COPY_RAMCODE      OFF     ; <<< enable RAMCODE section to\r
+                                    ; be copied from ROM to RAM\r
+\r
+; To get this option properly working the code to be executed has to\r
+; be linked to section RAMCODE (e.g. by #pragma section). The section\r
+; RAMCODE has be located in RAM and the section @RAMCODE has to be\r
+; located at a fixed address in ROM by linker settings.\r
+\r
+;====================================================================\r
+; 4.17  Enable information stamp in ROM\r
+;====================================================================\r
+\r
+#set      VERSION_STAMP     OFF     ; <<< enable version number in\r
+                                    ; separated section\r
+\r
+\r
+#if VERSION_STAMP == ON\r
+          .SECTION  VERSIONS, CONST ; change name, if necessary\r
+          .SDATA    "Start ", VERSION, "\n\0" \r
+#endif\r
+\r
+;====================================================================\r
+; 4.18  Enable Background Debugging Mode\r
+;====================================================================\r
+\r
+#set      BACKGROUND_DEBUGGING  ON ; <<< enable Background Debugging\r
+                                    ; mode\r
+\r
+#if __CONFIG__ == 1\r
+       #set      BDM_CONFIGURATION  B'0000000000010001  ; <<< set BDM configuration\r
+       ;                                    ||||||||++--- BdmUART\r
+       ;                                    ||||||||      (0: A, 1: B, 2: C, 3: D)\r
+       ;                                    ||||||++----- BdmSynchMode\r
+       ;                                    ||||||        (0: Async., 1: Sync.\r
+       ;                                    ||||||        2: BdmKLine, 3: res.)\r
+       ;                                    |||||+------- BdmAutoStart\r
+       ;                                    ||||+-------- BdmExtBreakpointCfg\r
+       ;                                    |||+--------- BdmKeepRClock\r
+       ;                                    ||+---------- BdmCaliRClock\r
+       ;                                    |+----------- BdmKeepBCD\r
+       ;                                    +------------ BdmUserKernel\r
+\r
+#elif __CONFIG__ == 2\r
+       #set      BDM_CONFIGURATION  B'0000000000010000  ; <<< set BDM configuration\r
+       ;                                    ||||||||++--- BdmUART\r
+       ;                                    ||||||||      (0: A, 1: B, 2: C, 3: D)\r
+       ;                                    ||||||++----- BdmSynchMode\r
+       ;                                    ||||||        (0: Async., 1: Sync.\r
+       ;                                    ||||||        2: BdmKLine, 3: res.)\r
+       ;                                    |||||+------- BdmAutoStart\r
+       ;                                    ||||+-------- BdmExtBreakpointCfg\r
+       ;                                    |||+--------- BdmKeepRClock\r
+       ;                                    ||+---------- BdmCaliRClock\r
+       ;                                    |+----------- BdmKeepBCD\r
+       ;                                    +------------ BdmUserKernel\r
+\r
+#elif __CONFIG__ == 3\r
+       #set      BDM_CONFIGURATION  B'0000000000010001  ; <<< set BDM configuration\r
+       ;                                    ||||||||++--- BdmUART\r
+       ;                                    ||||||||      (0: A, 1: B, 2: C, 3: D)\r
+       ;                                    ||||||++----- BdmSynchMode\r
+       ;                                    ||||||        (0: Async., 1: Sync.\r
+       ;                                    ||||||        2: BdmKLine, 3: res.)\r
+       ;                                    |||||+------- BdmAutoStart\r
+       ;                                    ||||+-------- BdmExtBreakpointCfg\r
+       ;                                    |||+--------- BdmKeepRClock\r
+       ;                                    ||+---------- BdmCaliRClock\r
+       ;                                    |+----------- BdmKeepBCD\r
+       ;                                    +------------ BdmUserKernel\r
+       \r
+#elif __CONFIG__ == 4\r
+       #set      BDM_CONFIGURATION  B'0000000000010000  ; <<< set BDM configuration\r
+       ;                                    ||||||||++--- BdmUART\r
+       ;                                    ||||||||      (0: A, 1: B, 2: C, 3: D)\r
+       ;                                    ||||||++----- BdmSynchMode\r
+       ;                                    ||||||        (0: Async., 1: Sync.\r
+       ;                                    ||||||        2: BdmKLine, 3: res.)\r
+       ;                                    |||||+------- BdmAutoStart\r
+       ;                                    ||||+-------- BdmExtBreakpointCfg\r
+       ;                                    |||+--------- BdmKeepRClock\r
+       ;                                    ||+---------- BdmCaliRClock\r
+       ;                                    |+----------- BdmKeepBCD\r
+       ;                                    +------------ BdmUserKernel\r
+\r
+#else\r
+       #error Either of the __USE_COMTEST__ and __USE_TASKLIST__ should be defined\r
+\r
+#endif\r
+\r
+\r
+#set      BDM_BAUDRATE    115200   ; <<< set Baudrate in Bits/s for BDM\r
+\r
+#set      BDM_EXT_CONFIG  0xFFFFFF ; <<< set external Config/Kernel\r
+\r
+#set      BDM_WD_PATTERN  0x00     ; <<< set watchdog pattern\r
+\r
+#set      BDM_PFCS0       0x0000   ; <<< set default breakpoint\r
+#set      BDM_PFCS1       0x0000   ; configurations \r
+#set      BDM_PFCS2       0x0000\r
+#set      BDM_PFCS3       0x0000\r
+\r
+#set      BDM_PFA0        0xFFFFFF ; <<< set address\r
+#set      BDM_PFA1        0xFFFFFF ; configurations\r
+#set      BDM_PFA2        0xFFFFFF\r
+#set      BDM_PFA3        0xFFFFFF\r
+#set      BDM_PFA4        0xFFFFFF\r
+#set      BDM_PFA5        0xFFFFFF\r
+#set      BDM_PFA6        0xFFFFFF\r
+#set      BDM_PFA7        0xFFFFFF\r
+\r
+#set      BDM_PFD0        0xFFFFFF ; <<< set patch data \r
+#set      BDM_PFD1        0xFFFFFF ; configurations\r
+#set      BDM_PFD2        0xFFFFFF\r
+#set      BDM_PFD3        0xFFFFFF\r
+#set      BDM_PFD4        0xFFFFFF\r
+#set      BDM_PFD5        0xFFFFFF\r
+#set      BDM_PFD6        0xFFFFFF\r
+#set      BDM_PFD7        0xFFFFFF\r
+\r
+\r
+; <<< END OF SETTINGS >>>\r
+\r
+;====================================================================\r
+; 5  Section and Data Declaration\r
+;====================================================================\r
+\r
+;====================================================================\r
+; 5.1  Several fixed addresses (fixed for MB963xx controllers)\r
+;====================================================================\r
+\r
+MFMCS      .EQU      0x03F1          ; Main Flash Memory configuration register\r
+MFMTC      .EQU      0x03F2          ; Main Flash Memory timing register\r
+SFMCS      .EQU      0x03F5          ; Satellite Flash Memory configuration register\r
+SFMTC      .EQU      0x03F6          ; Satellite Flash Memory timing register\r
+ROMM       .EQU      0x03AE          ; ROM mirror control register\r
+CKSR       .EQU      0x0401          ; Clock select control register\r
+CKSSR      .EQU      0x0402          ; Clock stabilization select register\r
+CKMR       .EQU      0x0403          ; Clock monitor register\r
+CKFCR      .EQU      0x0404          ; Clock frequency control register\r
+PLLCR      .EQU      0x0406          ; PLL control register\r
+VRCR       .EQU      0x042C          ; Voltage Regulator Control register\r
+#if BUSMODE != SINGLE_CHIP           ; only for devices with external bus\r
+PIER00     .EQU      0x0444\r
+PIER01     .EQU      0x0445\r
+PIER02     .EQU      0x0446\r
+PIER03     .EQU      0x0447\r
+PIER12     .EQU      0x0450\r
+EACL0      .EQU      0x06E0\r
+EACH0      .EQU      0x06E1\r
+EACL1      .EQU      0x06E2\r
+EACH1      .EQU      0x06E3\r
+EACL2      .EQU      0x06E4\r
+EACH2      .EQU      0x06E5\r
+EACL3      .EQU      0x06E6\r
+EACH3      .EQU      0x06E7\r
+EACL4      .EQU      0x06E8\r
+EACH4      .EQU      0x06E9\r
+EACL5      .EQU      0x06EA\r
+EACH5      .EQU      0x06EB\r
+EAS2       .EQU      0x06EC\r
+EAS3       .EQU      0x06ED\r
+EAS4       .EQU      0x06EE\r
+EAS5       .EQU      0x06EF\r
+EBM        .EQU      0x06F0\r
+EBCF       .EQU      0x06F1\r
+EBAE0      .EQU      0x06F2\r
+EBAE1      .EQU      0x06F3\r
+EBAE2      .EQU      0x06F4\r
+EBCS       .EQU      0x06F5\r
+#endif ; BUSMODE != SINGLE_CHIP\r
+\r
+;====================================================================\r
+; 5.2  Declaration of __near addressed data sections\r
+;====================================================================\r
+\r
+; sections to be cleared\r
+          .SECTION  DATA,      DATA,   ALIGN=2  ; zero clear area\r
+          .SECTION  DATA2,     DATA,   ALIGN=2  ; zero clear area\r
+          .SECTION  DIRDATA,   DIR,    ALIGN=2  ; zero clear direct\r
+          .SECTION  LIBDATA,   DATA,   ALIGN=2  ; zero clear lib area\r
+\r
+; sections to be initialised with start-up values\r
+          .SECTION  INIT,      DATA,   ALIGN=2  ; initialised area\r
+          .SECTION  INIT2,     DATA,   ALIGN=2  ; initialised area\r
+          .SECTION  DIRINIT,   DIR,    ALIGN=2  ; initialised dir\r
+          .SECTION  LIBINIT,   DATA,   ALIGN=2  ; initialised lib area\r
+#if CONSTDATA == RAMCONST\r
+          .SECTION  CINIT,     DATA,   ALIGN=2  ; initialised const\r
+          .SECTION  CINIT2,    DATA,   ALIGN=2  ; initialised const\r
+#endif\r
+\r
+; sections containing start-up values for initialised sections above\r
+          .SECTION  DCONST,    CONST,  ALIGN=2  ; DINIT initialisers\r
+          .SECTION  DIRCONST, DIRCONST,ALIGN=2  ; DIRINIT initialisers\r
+          .SECTION  LIBDCONST, CONST,  ALIGN=2  ; LIBDCONST init val\r
+\r
+          ; following section is either copied to CINIT (RAMCONST) or\r
+          ; mapped by ROM-mirror function (ROMCONST)\r
+          .SECTION  CONST,     CONST,  ALIGN=2  ; CINIT initialisers\r
+          .SECTION  CONST2,    CONST,  ALIGN=2  ; CINIT initialisers\r
+\r
+;====================================================================\r
+; 5.3  Declaration of RAMCODE section and labels\r
+;====================================================================\r
+\r
+#if COPY_RAMCODE == ON\r
+          .SECTION  RAMCODE,   CODE,  ALIGN=1  \r
+          .IMPORT _RAM_RAMCODE                  ; provided by linker\r
+          .IMPORT _ROM_RAMCODE                  ; provided by linker\r
+#endif\r
+\r
+\r
+;====================================================================\r
+; 5.4  Declaration of sections containing other sections description\r
+;====================================================================\r
+\r
+; DCLEAR contains start address and size of all sections to be cleared\r
+; DTRANS contains source and destination address and size of all \r
+; sections to be initialised with start-up values\r
+; The compiler automatically adds a descriptor for each __far addressed\r
+; data section to DCLEAR or DTRANS. These __far sections are separated \r
+; for each C-module.\r
+\r
+; In addition the start-up file adds the descriptors of the previously\r
+; declared __near section here. This way the same code in the start-up\r
+; file can be used for initialising all sections.\r
+\r
+   .SECTION  DCLEAR,    CONST,  ALIGN=2  ; zero clear table\r
+   ;    Address         Bank            Size\r
+   .DATA.H DATA,    BNKSEC DATA,    SIZEOF(DATA   )\r
+   .DATA.H DIRDATA, BNKSEC DIRDATA, SIZEOF(DIRDATA)\r
+   .DATA.H LIBDATA, BNKSEC LIBDATA, SIZEOF(LIBDATA)\r
+\r
+   .SECTION  DTRANS,    CONST,  ALIGN=2  ; copy table\r
+   ;    Address         Bank               Address     Bank          Size\r
+   .DATA.H DCONST,   BNKSEC DCONST,   INIT,   BNKSEC INIT,   SIZEOF INIT   \r
+   .DATA.H DIRCONST, BNKSEC DIRCONST, DIRINIT,BNKSEC DIRINIT,SIZEOF DIRINIT\r
+   .DATA.H LIBDCONST,BNKSEC LIBDCONST,LIBINIT,BNKSEC LIBINIT,SIZEOF LIBINIT\r
+\r
+#if CONSTDATA == RAMCONST\r
+   .DATA.H CONST,    BNKSEC CONST,    CINIT,  BNKSEC CINIT,  SIZEOF CINIT  \r
+   .DATA.H CONST2,   BNKSEC CONST,    CINIT2, BNKSEC CINIT2, SIZEOF CINIT2\r
+#endif\r
+\r
+#if COPY_RAMCODE == ON\r
+   .DATA.L _ROM_RAMCODE, _RAM_RAMCODE\r
+   .DATA.H SIZEOF RAMCODE\r
+#endif\r
+\r
+;====================================================================\r
+; 5.5  Stack area and stack top definition/declaration\r
+;====================================================================\r
+#if STACK_RESERVE == ON\r
+            .SECTION  SSTACK, STACK, ALIGN=2\r
+\r
+            .EXPORT __systemstack, __systemstack_top\r
+__systemstack:\r
+            .RES.B    (STACK_SYS_SIZE + 1) & 0xFFFE\r
+__systemstack_top:\r
+SSTACK_TOP:\r
+\r
+            .SECTION  USTACK, STACK, ALIGN=2\r
+\r
+            .EXPORT __userstack, __userstack_top\r
+__userstack:\r
+            .RES.B    (STACK_USR_SIZE + 1) & 0xFFFE\r
+__userstack_top:\r
+USTACK_TOP:\r
+\r
+#else\r
+            .SECTION  SSTACK, STACK, ALIGN=2\r
+            .SECTION  USTACK, STACK, ALIGN=2\r
+\r
+            .IMPORT __systemstack, __systemstack_top\r
+            .IMPORT __userstack, __userstack_top\r
+#endif\r
+\r
+;====================================================================\r
+; 5.6  Direct page register dummy label definition\r
+;====================================================================\r
+\r
+          .SECTION  DIRDATA  ; zero clear direct\r
+DIRDATA_S:                                      ; label for DPR init       \r
+\r
+; This label is used to get the page of the __direct data.\r
+; Depending on the linkage order of this startup file the label is\r
+; placed anywhere within the __direct data page. However, the\r
+; statement "PAGE (DIRDATA_S)" is processed. Therefore, the lower \r
+; 8 Bit of the address of DIRDATA_S are not relevant and this feature \r
+; becomes linkage order independent. \r
+; Note, the linker settings have to make sure that all __direct\r
+; data are located within the same physical page (256 Byte block).\r
+\r
+;====================================================================\r
+; 6  Start-Up Code\r
+;====================================================================\r
+\r
+;====================================================================\r
+; 6.1  Import external symbols\r
+;====================================================================\r
+\r
+          .IMPORT   _main                    ; user code entrance\r
+#if CLIBINIT == ON\r
+          .IMPORT   __stream_init\r
+          .IMPORT   _exit\r
+          .EXPORT   __exit\r
+#endif          \r
+          .EXPORT   _start\r
+\r
+;====================================================================\r
+;   ___  _____   __    ___  _____\r
+;  /       |    /  \  |   \   |                  \r
+;  \___    |   |    | |___/   |   \r
+;      \   |   |----| |  \    |   \r
+;   ___/   |   |    | |   \   |      Begin of actual code section\r
+;====================================================================\r
+          .SECTION  CODE_START, CODE, ALIGN=1\r
+\r
+;====================================================================\r
+; 6.2  Program start (the reset vector should point here)\r
+;====================================================================\r
+_start:\r
+          NOP  ; This NOP is only for debugging. On debugger the IP\r
+               ; (instruction pointer) should point here after reset\r
+\r
+;====================================================================\r
+; 6.3  "NOT RESET YET" WARNING\r
+;====================================================================\r
+notresetyet:\r
+          NOP  ; read hint below!!!!!!!\r
+; If the debugger stays at this NOP after download, the controller has\r
+; not been reset yet. In order to reset all hardware registers it is\r
+; highly recommended to reset the controller.\r
+; However, if no reset vector has been defined on purpose, this start\r
+; address can also be used.\r
+; This mechanism is using the .END instruction at the end of this mo-\r
+; dule. It is not necessary for controller operation but improves \r
+; security during debugging (mainly emulator debugger).\r
+; If the debugger stays here after a single step from label "_start"\r
+; to label "notresetyet", this note can be ignored.\r
+\r
+;====================================================================\r
+; 6.4  Initialisation of processor status\r
+;====================================================================\r
+          AND  CCR, #0x80          ; disable interrupts\r
+          MOV  ILM,#7              ; set interrupt level mask to ALL\r
+          MOV  RP,#REGBANK         ; set register bank pointer \r
+\r
+;====================================================================\r
+; 6.5  Set clock ratio (ignore subclock)\r
+;====================================================================\r
+          MOVN A, #0               ; set bank 0 in DTB for the case that\r
+          MOV  DTB, A              ; start-up code was not jumped by reset\r
+                 \r
+          MOV  CKSSR, #(0xF8 | MC_STAB_TIME)  ; set clock stabilization time\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ)\r
+          MOV  CKSR,  #0xB5\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ)\r
+          CLRB MFMCS:4\r
+          CLRB MFMCS:5\r
+          CLRB SFMCS:4\r
+          CLRB SFMCS:5\r
+          MOVW CKFCR, #0x1111\r
+          MOV  CKSR,  #0xB5\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x00E0\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x00A1\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0060\r
+          CLRB MFMCS:4\r
+          CLRB MFMCS:5\r
+          CLRB SFMCS:4\r
+          CLRB SFMCS:5\r
+          MOVW CKFCR, #0x1111\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0060\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x00A1\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0043\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0060\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0081\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0062\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0025\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0082\r
+          CLRB MFMCS:4\r
+          CLRB MFMCS:5\r
+          CLRB SFMCS:4\r
+          CLRB SFMCS:5\r
+          MOVW CKFCR, #0x1111\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0082\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2128\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2128\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0043\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0027\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2279\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2279\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0081\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0003\r
+          MOVW CKFCR, #0x1111\r
+          MOVW MFMTC, #0x2279\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2279\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0025\r
+          MOVW CKFCR, #0x1001\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x000B\r
+          MOVW CKFCR, #0x3111\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)\r
+                                       \r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW PLLCR, #0x0082\r
+          MOVW CKFCR, #0x1001\r
+          MOV  CKSR,  #0xFA\r
+#  else\r
+          MOVW PLLCR, #0x0005\r
+          MOVW CKFCR, #0x3111\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)\r
+                                       \r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+#    error Setting prohibited due to 16FXFL0014\r
+#  else\r
+          MOVW PLLCR, #0x000F\r
+          MOVW CKFCR, #0x3111\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ)\r
+                                       \r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+#    error Setting prohibited due to 16FXFL0014\r
+#  else\r
+          MOVW PLLCR, #0x0007\r
+          MOVW CKFCR, #0x3111\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+#    error Setting prohibited due to 16FXFL0014\r
+#  else\r
+          MOVW PLLCR, #0x000F\r
+          MOVW CKFCR, #0x3311\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)\r
+#  if ((SERIES == MB96340) && (DEVICE < 3))\r
+#    error Setting prohibited due to 16FXFL0014\r
+#  else\r
+          MOVW PLLCR, #0x0007\r
+          MOVW CKFCR, #0x3311\r
+          MOVW MFMTC, #0x4C09\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4C09\r
+#    endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#  endif ; ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ)\r
+          MOVW PLLCR, #0x000B\r
+          MOVW CKFCR, #0x2001\r
+          MOVW MFMTC, #0x223A\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x223A\r
+#  endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ)\r
+          MOVW PLLCR, #0x0005\r
+          MOVW CKFCR, #0x2001\r
+          MOVW MFMTC, #0x223A\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x223A\r
+#  endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ)\r
+\r
+#if (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ)\r
+          MOVW PLLCR, #0x000D\r
+          MOVW CKFCR, #0x3001\r
+          MOVW MFMTC, #0x4B3B\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4B3B\r
+#  endif ; SATELLITE_FLASH == ON\r
+          MOV  CKSR,  #0xFA\r
+#endif ; (CRYSTAL == FREQ_4MHZ) && (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ)\r
+       \r
+#if (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ)\r
+          MOVW PLLCR, #0x0006\r
+          MOVW CKFCR, #0x3001\r
+          MOVW MFMTC, #0x4B3B\r
+          MOV  MFMCS, #0x70\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x4B3B\r
+          MOV  SFMCS, #0x70\r
+#  endif ; SATELLITE_FLASH == ON\r
+          MOV  VRCR,  #0xF6\r
+          MOV  CKSR,  #0xFA\r
+#endif ; (CRYSTAL == FREQ_8MHZ) && (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ)\r
+\r
+\r
+;====================================================================\r
+; 6.6  Set external bus configuaration\r
+;====================================================================\r
+\r
+#if BUSMODE != SINGLE_CHIP         ; ext bus used\r
+           MOV  EBCF, #((HOLD_REQ << 7) | (EXT_READY << 6) | (EXT_CLOCK_ENABLE << 5) | (EXT_CLOCK_INVERT << 4) | (EXT_CLOCK_SUSPEND << 3) | EXT_CLOCK_DIVISION)\r
+           MOV  EBAE0,#ADDR_PINS_7_0\r
+           MOV  EBAE1,#ADDR_PINS_15_8\r
+           MOV  EBAE2,#ADDR_PINS_23_16\r
+           MOV  EBCS, #((ADDRESS_STROBE_LVL << 6) | (ADDRESS_STROBE << 5) | (READ_STROBE << 4) | (HIGH_WRITE_STROBE << 3) | (LOW_WRITE_STROBE << 2) | (HIGH_BYTE_SIGNAL << 1) | LOW_BYTE_SIGNAL)\r
+           MOVW EACL0,#CS0_CONFIG\r
+           MOVW EACL1,#CS1_CONFIG\r
+           MOVW EACL2,#CS2_CONFIG\r
+           MOVW EACL3,#CS3_CONFIG\r
+           MOVW EACL4,#CS4_CONFIG\r
+           MOVW EACL5,#CS5_CONFIG\r
+           MOV  EAS2, #CS2_START\r
+           MOV  EAS3, #CS3_START\r
+           MOV  EAS4, #CS4_START\r
+           MOV  EAS5, #CS5_START\r
+           MOV  EBM,  #((ADDRESSMODE << 7) | ((BUSMODE-1) << 6) | (CHIP_SELECT5 << 5) | (CHIP_SELECT4 << 4) | (CHIP_SELECT3 << 3) | (CHIP_SELECT2 << 2) | (CHIP_SELECT1 << 1) | CHIP_SELECT0) ; set address mode, ROM access\r
+\r
+#  if SERIES == MB96320 || SERIES == MB96340 || SERIES == MB96350\r
+           MOV  PIER00,#0xFF\r
+#    if (CS0_CONFIG & 0x0080) == 0 || (CS1_CONFIG & 0x0080) == 0 || (CS2_CONFIG & 0x0080) == 0 || (CS3_CONFIG & 0x0080) == 0 || (CS4_CONFIG & 0x0080) == 0 || (CS5_CONFIG & 0x0080) == 0\r
+           MOV  PIER01,#0xFF\r
+#    endif\r
+#    if HOLD_REQ == ON\r
+           SETB PIER03:4\r
+#    endif\r
+#    if EXT_READY == ON\r
+           SETB PIER03:6\r
+#    endif\r
+#  else if SERIES == MB96380\r
+           MOV  PIER01,#0xFF\r
+#    if (CS0_CONFIG & 0x0080) == 0 || (CS1_CONFIG & 0x0080) == 0 || (CS2_CONFIG & 0x0080) == 0 || (CS3_CONFIG & 0x0080) == 0 || (CS4_CONFIG & 0x0080) == 0 || (CS5_CONFIG & 0x0080) == 0\r
+           MOV  PIER02,#0xFF\r
+#    endif\r
+#    if HOLD_REQ == ON\r
+           SETB PIER12:7\r
+#    endif\r
+#    if EXT_READY == ON\r
+           SETB PIER00:2\r
+#    endif\r
+#  endif\r
+\r
+#endif \r
+\r
+#if BUSMODE == INTROM_EXTBUS     ; EXTBUS and INTROM/EXTROM\r
+#  if ROMMIRROR == OFF && CONSTDATA == ROMCONST\r
+#    error Mirror function must be ON to mirror internal ROM\r
+#  endif\r
+#endif\r
+\r
+ROMM_CONFIG    .EQU     ((MIRROR_BANK << 4) | (MIRROR_SIZE << 1) | (ROMMIRROR))\r
+           MOV  ROMM, #ROMM_CONFIG\r
+\r
+\r
+;====================================================================\r
+; 6.7  Prepare stacks and set the default stack type\r
+;====================================================================\r
+\r
+          AND  CCR,#H'DF            ; clear system stack flag\r
+          MOVL A, #(__userstack_top) & ~1   \r
+          MOVW SP,A                 ; load offset of stack top to pointer\r
+          SWAPW                     ; swap higher word to AL\r
+          MOV  USB, A               ; set bank\r
+\r
+#if STACK_FILL == ON                ; preset the stack\r
+          MOV  ADB, A\r
+          MOVW A, #USTACK           ; load start stack address to AL\r
+          MOVW A, #STACK_PATTERN    ; AL -> AH, pattern in AL\r
+          MOVW RW0, #SIZEOF(USTACK) / 2 ; get byte count\r
+          FILSWI    ADB             ; write pattern to stack\r
+#endif\r
+\r
+          OR   CCR,#H'20            ; set System stack flag\r
+          MOVL A, #(__systemstack_top) & ~1   \r
+          MOVW SP,A                 ; load offset of stack top to pointer\r
+          SWAPW                     ; swap higher word to AL\r
+          MOV  SSB, A               ; set bank\r
+\r
+#if STACK_FILL == ON                ; preset the stack\r
+          MOV  ADB, A\r
+          MOVW A, #SSTACK           ; load start stack address to AL\r
+          MOVW A, #STACK_PATTERN    ; AL -> AH, pattern in AL\r
+          MOVW RW0, #SIZEOF(SSTACK) / 2; get byte count\r
+          FILSWI    ADB             ; write pattern to stack\r
+#endif\r
+\r
+#if STACKUSE == USRSTACK\r
+          AND  CCR,#H'DF            ; clear system stack flag\r
+#endif\r
+\r
+\r
+;   The following macro is needed because of the AUTOMODEL option. If the\r
+;   model is not known while assembling the module, one has to expect \r
+;   completion of streaminit() by RET or RETP. Because RET removes 2 bytes\r
+;   from stack and RETP removes 4 bytes from stack, SP is reloaded.\r
+\r
+#  macro RELOAD_SP\r
+\r
+#if STACKUSE == USRSTACK\r
+          MOVW A, #(__userstack_top) & ~1\r
+#else \r
+          MOVW A, #(__systemstack_top) & ~1\r
+#endif\r
+          MOVW SP,A                         \r
+#  endm\r
+\r
+\r
+;====================================================================\r
+; 6.8  Copy initial values to data areas.\r
+;====================================================================\r
+;\r
+; Each C-module has its own __far INIT section. The names are generic.\r
+; DCONST_module contains the initialisers for the far data of the one\r
+; module. INIT_module reserves the RAM area, which has to be loaded\r
+; with the data from DCONST_module. ("module" is the name of the *.c\r
+; file) \r
+; All separated DCONST_module/INIT_module areas are described in \r
+; DTRANS section by start addresses and length of each far section.\r
+;   0000 1. source address (ROM)\r
+;   0004 1. destination address (RAM)\r
+;   0008 length of sections 1\r
+;   000A 2. source address  (ROM)\r
+;   000E 2. destination address (RAM)\r
+;   0012 length of sections 2\r
+;   0014 3. source address ...\r
+; In addition the start-up file adds the descriptors of the __near \r
+; sections to this table. The order of the descriptors in this table \r
+; depends on the linkage order.\r
+;====================================================================\r
+          MOV  A, #BNKSEC DTRANS   ; get bank of table\r
+          MOV  DTB, A              ; store bank in DTB\r
+          MOVW RW1, #DTRANS        ; get start offset of table\r
+          OR   CCR, #H'20          ; System stack flag set (SSB used)\r
+          BRA  LABEL2              ; branch to loop condition\r
+LABEL1:\r
+          MOVW A, @RW1+6           ; get bank of destination\r
+          MOV  SSB, A              ; save dest bank in SSB\r
+          MOVW A, @RW1+2           ; get source bank\r
+          MOV  ADB, A              ; save source bank in ADB\r
+          MOVW A, @RW1+4           ; move destination addr in AL\r
+          MOVW A, @RW1             ; AL -> AH, src addr -> AL \r
+          MOVW RW0, @RW1+8         ; number of bytes to copy -> RW0\r
+          MOVSI     SPB, ADB       ; copy data\r
+          MOVN A, #10              ; length of one table entry is 10\r
+          ADDW RW1, A              ; set pointer to next table entry\r
+LABEL2:                             \r
+          MOVW A, RW1              ; get address of next block\r
+          SUBW A, #DTRANS          ; sub address of first block\r
+          CMPW A, #SIZEOF (DTRANS) ; all blocks processed ?\r
+          BNE  LABEL1              ; if not, branch\r
+\r
+\r
+;====================================================================\r
+; 6.9   Clear uninitialised data areas to zero\r
+;====================================================================\r
+;\r
+; Each C-module has its own __far DATA section. The names are generic.\r
+; DATA_module contains the reserved area (RAM) to be cleared.\r
+; ("module" is the name of the *.c file) \r
+; All separated DATA_module areas are described in DCLEAR section by\r
+; start addresses and length of all far section.\r
+;   0000 1. section address (RAM)\r
+;   0004 length of section 1\r
+;   0006 2. section address (RAM)\r
+;   000A length of section 2\r
+;   000C 3. section address (RAM)\r
+;   0010 length of section 3 ...\r
+; In addition the start-up file adds the descriptors of the __near \r
+; sections to this table. The order of the descriptors in this table \r
+; depends on the linkage order.\r
+;====================================================================\r
+          MOV  A, #BNKSEC DCLEAR   ; get bank of table\r
+          MOV  DTB, A              ; store bank in DTB\r
+          MOVW RW1, #DCLEAR        ; get start offset of table\r
+          BRA  LABEL4              ; branch to loop condition\r
+LABEL3:                            \r
+          MOV  A, @RW1+2           ; get section bank\r
+          MOV  ADB, A              ; save section bank in ADB\r
+          MOVW RW0, @RW1+4         ; number of bytes to copy -> RW0\r
+          MOVW A, @RW1             ; move section addr in AL\r
+          MOVN A, #0               ; AL -> AH, init value -> AL \r
+          FILSI     ADB            ; write 0 to section\r
+          MOVN A, #6               ; length of one table entry is 6\r
+          ADDW RW1, A              ; set pointer to next table entry\r
+LABEL4:\r
+          MOVW A, RW1              ; get address of next block\r
+          SUBW A, #DCLEAR          ; sub address of first block\r
+          CMPW A, #SIZEOF (DCLEAR) ; all blocks processed ?\r
+          BNE  LABEL3              ; if not, branch\r
+\r
+\r
+\r
+;====================================================================\r
+; 6.10  Set Data Bank Register (DTB) and Direct Page Register (DPR)\r
+;====================================================================\r
+          MOV  A,#BNKSEC DATA          ; User data bank offset\r
+          MOV  DTB,A\r
+\r
+          MOV  A,#PAGE DIRDATA_S       ; User direct page\r
+          MOV  DPR,A\r
+\r
+;====================================================================\r
+; 6.11  Wait for clocks to stabilise\r
+;====================================================================\r
+\r
+#if (CLOCK_SPEED == CPU_4MHZ_MAIN_CLKP2_4MHZ) && (CLOCKWAIT == ON)\r
+no_MC_yet:\r
+          BBC  CKMR:5,no_MC_yet        ; check MCM and wait for\r
+                                       ; Main Clock to stabilize\r
+#endif ; wait for Main Clock\r
+\r
+#if (((CRYSTAL == FREQ_4MHZ) ||(CRYSTAL == FREQ_8MHZ)) && \\r
+     ((CLOCK_SPEED == CPU_12MHZ_CLKP2_12MHZ) || \\r
+     (CLOCK_SPEED == CPU_16MHZ_CLKP2_16MHZ) || \\r
+     (CLOCK_SPEED == CPU_24MHZ_CLKP2_12MHZ)))\r
+no_PLL_0WS:\r
+          BBC  CKMR:6, no_PLL_0WS\r
+\r
+#  if ! ((SERIES == MB96340) && (DEVICE < 3))\r
+          MOVW MFMTC, #0x2208\r
+#    if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x2208\r
+#    endif ; SATELLITE_FLASH == ON\r
+#  endif ; ! ((SERIES == MB96340) && (DEVICE < 3))\r
+#endif\r
+\r
+#if ((CRYSTAL == FREQ_4MHZ) || (CRYSTAL == FREQ_8MHZ)) && \\r
+     ((CLOCK_SPEED == CPU_32MHZ_CLKP2_16MHZ) || \\r
+      (CLOCK_SPEED == CPU_32MHZ_CLKP1_16MHZ_CLKP2_16MHZ)) && \\r
+    ! ((SERIES == MB96340) && (DEVICE < 3))\r
+no_PLL_1WS:\r
+          BBC  CKMR:6, no_PLL_1WS\r
+\r
+          MOVW MFMTC, #0x6B09\r
+#  if SATELLITE_FLASH == ON\r
+          MOVW SFMTC, #0x6B09\r
+#  endif ; SATELLITE_FLASH == ON\r
+#endif\r
+\r
+#if (CLOCKWAIT == ON) && \\r
+    ((CLOCK_SPEED == CPU_4MHZ_PLL_CLKP2_4MHZ) || \\r
+     (CLOCK_SPEED == CPU_8MHZ_CLKP2_8MHZ) || \\r
+     (CLOCK_SPEED == CPU_48MHZ_CLKP2_16MHZ) || \\r
+     (CLOCK_SPEED == CPU_56MHZ_CLKP2_14MHZ))\r
+no_PLL_yet:\r
+          BBC  CKMR:6,no_PLL_yet       ; check PCM and wait for\r
+                                       ; PLL to stabilize\r
+#endif ; wait for PLL\r
+\r
+;====================================================================\r
+; 6.12  Initialise Low-Level Library Interface\r
+;====================================================================\r
+;\r
+; Call lib init function and reload stack afterwards, if AUTOMODEL\r
+;====================================================================\r
+#if CLIBINIT == ON\r
+#  if MEMMODEL == SMALL || MEMMODEL == COMPACT\r
+          CALL __stream_init       ; initialise library IO\r
+#  else                            ; MEDIUM, LARGE, AUTOMODEL\r
+          CALLP __stream_init      ; initialise library IO\r
+#    if MEMMODEL == AUTOMODEL          \r
+          RELOAD_SP                ; reload stack since stream_init was\r
+                                   ; possibly left by RET (not RETP)\r
+#    endif  ; AUTOMODEL\r
+#  endif  ; MEDIUM, LARGE, AUTOMODEL\r
+#endif  ; LIBINI\r
+\r
+;====================================================================\r
+; 6.13  Call C-language main function\r
+;====================================================================\r
+#if MEMMODEL == SMALL || MEMMODEL == COMPACT\r
+          CALL _main               ; Start main function\r
+#else                              ; MEDIUM, LARGE, AUTOMODEL\r
+          CALLP _main              ; Start main function\r
+                                   ; ignore remaining word on stack, \r
+                                   ; if main was completed by RET\r
+#endif\r
+;====================================================================\r
+; 6.14  Shut down library\r
+;====================================================================\r
+#if CLIBINIT == ON\r
+#  if MEMMODEL == SMALL || MEMMODEL == COMPACT\r
+          CALL _exit               \r
+#  else                            ; MEDIUM, LARGE, AUTOMODEL\r
+          CALLP _exit              ; ignore remaining word on stack, \r
+                                   ; if main was completed by RET\r
+#  endif\r
+__exit:\r
+#endif          \r
+\r
+;====================================================================\r
+; 6.15  Program end loop\r
+;====================================================================\r
+\r
+end:      BRA  end                 ; Loop\r
+\r
+\r
+;====================================================================\r
+; 6.16 Set Flash Security\r
+;====================================================================\r
+\r
+          .SECTION MAIN_SECURITY, CONST, LOCATE=H'DF0000\r
+#if MAIN_SECURITY_ENABLE == 0\r
+             .DATA.W 0xFFFF ; Security DISABLED\r
+             .SKIP   16\r
+#else MAIN_SECURITY_ENABLE == 1\r
+             .DATA.W 0x0099 ; Security ENABLED\r
+             .DATA.W ((MAIN_UNLOCK_1 << 8) | MAIN_UNLOCK_0)\r
+             .DATA.W ((MAIN_UNLOCK_3 << 8) | MAIN_UNLOCK_2)\r
+             .DATA.W ((MAIN_UNLOCK_5 << 8) | MAIN_UNLOCK_4)\r
+             .DATA.W ((MAIN_UNLOCK_7 << 8) | MAIN_UNLOCK_6)\r
+             .DATA.W ((MAIN_UNLOCK_9 << 8) | MAIN_UNLOCK_8)\r
+             .DATA.W ((MAIN_UNLOCK_11 << 8) | MAIN_UNLOCK_10)\r
+             .DATA.W ((MAIN_UNLOCK_13 << 8) | MAIN_UNLOCK_12)\r
+             .DATA.W ((MAIN_UNLOCK_15 << 8) | MAIN_UNLOCK_14)\r
+#endif      \r
+             .SKIP   4\r
+             .SKIP   6\r
+\r
+#if SATELLITE_FLASH == ON\r
+          .SECTION SATELLITE_SECURITY, CONST, LOCATE=H'DE0000\r
+#  if SATELLITE_SECURITY_ENABLE == 0\r
+             .DATA.W 0xFFFF ; Security DISABLED\r
+             .SKIP   16\r
+#  else SATELLITE_SECURITY_ENABLE == 1\r
+             .DATA.W 0x0099 ; Security ENABLED\r
+             .DATA.W ((SATELLITE_UNLOCK_1 << 8) | SATELLITE_UNLOCK_0)\r
+             .DATA.W ((SATELLITE_UNLOCK_3 << 8) | SATELLITE_UNLOCK_2)\r
+             .DATA.W ((SATELLITE_UNLOCK_5 << 8) | SATELLITE_UNLOCK_4)\r
+             .DATA.W ((SATELLITE_UNLOCK_7 << 8) | SATELLITE_UNLOCK_6)\r
+             .DATA.W ((SATELLITE_UNLOCK_9 << 8) | SATELLITE_UNLOCK_8)\r
+             .DATA.W ((SATELLITE_UNLOCK_11 << 8) | SATELLITE_UNLOCK_10)\r
+             .DATA.W ((SATELLITE_UNLOCK_13 << 8) | SATELLITE_UNLOCK_12)\r
+             .DATA.W ((SATELLITE_UNLOCK_15 << 8) | SATELLITE_UNLOCK_14)\r
+#  endif      \r
+             .SKIP   4\r
+             .SKIP   6\r
+#endif ; SATELLITE_FLASH == ON\r
+\r
+\r
+;====================================================================\r
+; 6.17 Set Flash write protection\r
+;====================================================================\r
+\r
+          .SECTION MAIN_PROTECT, CONST, LOCATE=H'DF001C\r
+#if MAIN_FLASH_WRITE_PROTECT == ON\r
+          .DATA.L 0x292D3A7B\r
+          .DATA.B ~((PROTECT_SECTOR_SA3 << 3) | (PROTECT_SECTOR_SA2 << 2) | (PROTECT_SECTOR_SA1 << 1) | PROTECT_SECTOR_SA0)\r
+          .DATA.E 0xFFFFFF\r
+          .DATA.B ~((PROTECT_SECTOR_SA39 << 7) | (PROTECT_SECTOR_SA38 << 6) | (PROTECT_SECTOR_SA37 << 5) | (PROTECT_SECTOR_SA36 << 4) | (PROTECT_SECTOR_SA35 << 3) | (PROTECT_SECTOR_SA34 << 2) | (PROTECT_SECTOR_SA33 << 1) | PROTECT_SECTOR_SA32)\r
+          .SKIP   3\r
+#else\r
+          .DATA.L 0xFFFFFFFF\r
+          .SKIP   8\r
+#endif ; MAIN_FLASH_WRITE_PROTECT\r
+          .SKIP   8\r
+\r
+#if SATELLITE_FLASH == ON\r
+          .SECTION SATELLITE_PROTECT, CONST, LOCATE=H'DE001C\r
+#  if SATELLITE_FLASH_WRITE_PROTECT == ON\r
+          .DATA.L 0x292D3A7B\r
+          .DATA.B ~((PROTECT_SECTOR_SB3 << 3) | (PROTECT_SECTOR_SB2 << 2) | (PROTECT_SECTOR_SB1 << 1) | PROTECT_SECTOR_SB0)\r
+          .SKIP   7\r
+#  else\r
+          .DATA.L 0xFFFFFFFF\r
+          .SKIP   8\r
+#  endif ; SATELLITE_FLASH_WRITE_PROTECT\r
+          .SKIP   8\r
+#endif ; SATELLITE_FLASH == ON\r
+\r
+\r
+;====================================================================\r
+; 6.18 Debug address specification\r
+;====================================================================\r
+;\r
+; BDM configuration section should always be defined for later\r
+; configuration by e.g. debugger tool or (special) programmer tool.\r
+\r
+          .SECTION BDM_CONFIG, CONST, LOCATE=H'DF0040\r
+         \r
+#if BACKGROUND_DEBUGGING == ON\r
+          \r
+          .DATA.L 0x292D3A7B\r
+          \r
+          .ORG    H'DF0044\r
+          .DATA.W BDM_CONFIGURATION\r
+          \r
+          .ORG    H'DF0046\r
+#  if (SERIES == MB96340 && DEVICE < 3)\r
+#    error Device does not support background debugging\r
+#  endif ; (SERIES == MB96340 && DEVICE < 3)\r
+          \r
+#  if (SERIES == MB96340 && DEVICE < 12)\r
+          .DATA.W (D'16 * CRYSTAL + BDM_BAUDRATE) / BDM_BAUDRATE\r
+#  else\r
+          .DATA.W (D'32 * CRYSTAL + BDM_BAUDRATE) / BDM_BAUDRATE\r
+#  endif ; (SERIES == MB96340 && if DEVICE < 12)\r
+                                                 \r
+          .ORG    H'DF0048\r
+          .DATA.E BDM_EXT_CONFIG                              \r
+\r
+          .ORG    H'DF004B\r
+          .DATA.B BDM_WD_PATTERN\r
+          \r
+          .ORG    H'DF0050\r
+          .DATA.W BDM_PFCS0\r
+          .DATA.W BDM_PFCS1\r
+          .DATA.W BDM_PFCS2                       \r
+          .DATA.W BDM_PFCS3                      \r
+          \r
+          .DATA.E BDM_PFA0, BDM_PFA1\r
+          .DATA.E BDM_PFA2, BDM_PFA3\r
+          .DATA.E BDM_PFA4, BDM_PFA5           \r
+          .DATA.E BDM_PFA6, BDM_PFA7           \r
+          \r
+          .DATA.W BDM_PFD0, BDM_PFD1\r
+          .DATA.W BDM_PFD2, BDM_PFD3\r
+          .DATA.W BDM_PFD4, BDM_PFD5           \r
+          .DATA.W BDM_PFD6, BDM_PFD7                  \r
+#else\r
+          .DATAB.B 64, 0xFF        ; fill section with 0xFF\r
+          \r
+#endif ; BACKGROUND_DEBUGGING == ON\r
+\r
+          .ORG    0xDF0080\r
+          .END notresetyet         ; define debugger start address\r
+\r
+\r
+;====================================================================\r
+; ----------------------- End of Start-up file ---------------------\r
+;====================================================================\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/config/FreeRTOSConfig.h b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/config/FreeRTOSConfig.h
new file mode 100644 (file)
index 0000000..16fe7a6
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/config/FreeRTOSConfig.h
@@ -0,0 +1,84 @@
+/*\r
+       FreeRTOS.org V4.5.0 - Copyright (C) 2003-2007 Richard Barry.\r
+\r
+       This file is part of the FreeRTOS.org distribution.\r
+\r
+       FreeRTOS.org is free software; you can redistribute it and/or modify\r
+       it under the terms of the GNU General Public License as published by\r
+       the Free Software Foundation; either version 2 of the License, or\r
+       (at your option) any later version.\r
+\r
+       FreeRTOS.org is distributed in the hope that it will be useful,\r
+       but WITHOUT ANY WARRANTY; without even the implied warranty of\r
+       MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\r
+       GNU General Public License for more details.\r
+\r
+       You should have received a copy of the GNU General Public License\r
+       along with FreeRTOS.org; if not, write to the Free Software\r
+       Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA\r
+\r
+       A special exception to the GPL can be applied should you wish to distribute\r
+       a combined work that includes FreeRTOS.org, without being obliged to provide\r
+       the source code for any proprietary components.  See the licensing section \r
+       of http://www.FreeRTOS.org for full details of how and when the exception\r
+       can be applied.\r
+\r
+       ***************************************************************************\r
+       See http://www.FreeRTOS.org for documentation, latest information, license \r
+       and contact details.  Please ensure to read the configuration and relevant \r
+       port sections of the online documentation.\r
+\r
+       Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along\r
+       with commercial development and support options.\r
+       ***************************************************************************\r
+*/\r
+\r
+#ifndef FREERTOS_CONFIG_H\r
+#define FREERTOS_CONFIG_H\r
+\r
+/*-----------------------------------------------------------\r
+ * Application specific definitions.\r
+ *\r
+ * These definitions should be adjusted for your particular hardware and\r
+ * application requirements.\r
+ *\r
+ * THESE PARAMETERS ARE DESCRIBED WITHIN THE 'CONFIGURATION' SECTION OF THE\r
+ * FreeRTOS API DOCUMENTATION AVAILABLE ON THE FreeRTOS.org WEB SITE. \r
+ *----------------------------------------------------------*/\r
+\r
+#define configUSE_PREEMPTION           1\r
+#define configUSE_IDLE_HOOK                    1\r
+#define configUSE_TICK_HOOK                    1\r
+#define configCPU_CLOCK_HZ                     ( ( unsigned portLONG ) 56000000 )  /* Clock setup from start.asm in the demo application. */\r
+#define configCLKP1_CLOCK_HZ           ( ( unsigned portLONG ) 56000000 )  /* Clock setup from start.asm in the demo application. */\r
+#define configTICK_RATE_HZ                     ( ( portTickType ) 100 )\r
+#define configMAX_PRIORITIES           ( ( unsigned portBASE_TYPE ) 6 )\r
+#define configMINIMAL_STACK_SIZE       ( ( unsigned portSHORT ) 176 )\r
+#define configTOTAL_HEAP_SIZE          ( ( size_t ) ( 21504 ) )\r
+#define configMAX_TASK_NAME_LEN                ( 20 )\r
+#define configUSE_TRACE_FACILITY       1\r
+#define configUSE_16_BIT_TICKS         1\r
+#define configIDLE_SHOULD_YIELD                1\r
+#define configUSE_MUTEXES           1\r
+\r
+/* Co-routine definitions. */\r
+#define configUSE_CO_ROUTINES          1\r
+#define configMAX_CO_ROUTINE_PRIORITIES ( 4 )\r
+\r
+/* Set the following definitions to 1 to include the API function, or zero\r
+to exclude the API function. */\r
+\r
+#define INCLUDE_vTaskPrioritySet          1\r
+#define INCLUDE_uxTaskPriorityGet         1\r
+#define INCLUDE_vTaskDelete               1\r
+#define INCLUDE_vTaskCleanUpResources     1\r
+#define INCLUDE_vTaskSuspend              1\r
+#define INCLUDE_vResumeFromISR            1\r
+//#define INCLUDE_xTaskResumeFromISR        1\r
+#define INCLUDE_vTaskDelayUntil           1\r
+#define INCLUDE_vTaskDelay                1\r
+#define INCLUDE_xTaskGetSchedulerState    1\r
+#define INCLUDE_xTaskGetCurrentTaskHandle 1\r
+\r
+\r
+#endif /* FREERTOS_CONFIG_H */\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/config/config.h b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/config/config.h
new file mode 100644 (file)
index 0000000..ae42c7f
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/config/config.h
@@ -0,0 +1,55 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*---------------------------------------------------------------------------\r
+  config.h\r
+  - This file contains the defines to include or exclude a certain demo\r
+    application function.\r
+/*---------------------------------------------------------------------------*/\r
+/* The below are the defines that includes the corresponding function (those create related\r
+ * tasks) if they are defined and vice a versa.\r
+ */\r
+#define INCLUDE_StartLEDFlashTasks                     1\r
+#define INCLUDE_StartIntegerMathTasks          1\r
+\r
+#define INCLUDE_StartPolledQueueTasks          1\r
+#define INCLUDE_StartSemaphoreTasks                    1\r
+#define INCLUDE_StartBlockingQueueTasks                1\r
+#define INCLUDE_StartDynamicPriorityTasks      1\r
+\r
+#define INCLUDE_StartFlashCoRoutines           1\r
+#define INCLUDE_StartHookCoRoutines                    1\r
+#define INCLUDE_StartGenericQueueTasks         1\r
+#define INCLUDE_StartQueuePeekTasks                    1\r
+#define INCLUDE_CreateSuicidalTasks                    1\r
+\r
+/* In order to have vTraceListTasks() the below define INCLUDE_TraceListTasks should be defined\r
+ * as 1. While doing so one have to compromise on some of the other tasks as vTraceListTasks() \r
+ * requires high amount of memory. It should be noted that if all the task are tried to be inclued\r
+ * then the compiler would give memory overflow error.\r
+ */\r
+\r
+#if __CONFIG__ == 1\r
+       #define INCLUDE_AltStartComTestTasks            1\r
+       #define INCLUDE_StartMathTasks                          0\r
+       #define INCLUDE_CreateBlockTimeTasks            0\r
+       #define INCLUDE_TraceListTasks                          0\r
+#elif __CONFIG__ == 2\r
+       #define INCLUDE_AltStartComTestTasks            0\r
+       #define INCLUDE_StartMathTasks                          0\r
+       #define INCLUDE_CreateBlockTimeTasks            0\r
+       #define INCLUDE_TraceListTasks                          1\r
+#elif __CONFIG__ == 3\r
+       #define INCLUDE_AltStartComTestTasks            1\r
+       #define INCLUDE_StartMathTasks                          1\r
+       #define INCLUDE_CreateBlockTimeTasks            1\r
+       #define INCLUDE_TraceListTasks                          0\r
+#elif __CONFIG__ == 4\r
+       #define INCLUDE_AltStartComTestTasks            0\r
+       #define INCLUDE_StartMathTasks                          0\r
+       #define INCLUDE_CreateBlockTimeTasks            1\r
+       #define INCLUDE_TraceListTasks                          1\r
+#else\r
+       #error __CONFIG__ should be defined and it should have value between 1 to 4\r
+#endif\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/mb96348hs.asm b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/mb96348hs.asm
new file mode 100644 (file)
index 0000000..d6613c6
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/mb96348hs.asm
@@ -0,0 +1,2090 @@
+/* FFMC-16 IO-MAP HEADER FILE                                                */\r
+/* ==========================                                                */\r
+/* SOFTUNE WORKBENCH FORMAT                                                  */\r
+/* C-DEFINITIONS FOR IO-SYMBOLS                                              */\r
+/* CREATED BY IO-WIZARD V2.27                                                */\r
+/* $Id: mb96348hs.asm,v 1.7 2007/09/20 14:23:20 mwilla Exp $ */\r
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/* ************************************************************************* */\r
+/*               FUJITSU MICROELECTRONICS EUROPE GMBH                        */\r
+/*               Pittlerstrasse 47, 63225 Langen, Germany                    */\r
+/*               Tel.:++49/6103/690-0,Fax - 122                              */\r
+/*                                                                           */\r
+/* The following software is for demonstration purposes only.                */\r
+/* It is not fully tested, nor validated in order to fullfill                */\r
+/* its task under all circumstances. Therefore, this software                */\r
+/* or any part of it must only be used in an evaluation                      */\r
+/* laboratory environment.                                                   */\r
+/* This software is subject to the rules of our standard                     */\r
+/* DISCLAIMER, that is delivered with our SW-tools on the CD or DVD          */\r
+/* "Micros Documentation & Software" (V3.4 or later) or                      */\r
+/* see our Internet Page -                                                   */\r
+/* http://emea.fujitsu.com/microelectronics                                  */\r
+/* ************************************************************************* */\r
+/*                                                                           */\r
+/* NOTE:                                                                     */\r
+/*                                                                           */\r
+/* This header-file covers all features of the chip MB96F348HS.              */\r
+/*                                                                           */\r
+/*                                                                           */\r
+/* ----------------------------------------------------------------------    */\r
+/* History:                                                                  */\r
+/* Date        Version  Author  Description                                  */\r
+/* 22.12.2006   1.0     PHu     Initial Release: derived from headerfile of  */\r
+/*                              MB96348RS and added Satellite Flash, removed */\r
+/*                              RTC, Clock Calibration, LIN-USART7-9         */\r
+/* 16.01.2007   1.1     PHu     Add 32-bit access names for CAN where        */\r
+/*                              appropriate                                  */\r
+/* 09.02.2007   1.3     PHu     skip version 1.2 to be in line with CVS      */\r
+/*                              numbering                                    */\r
+/*                              correct addresses of LIN-UART3 registers     */\r
+/*                              allow only 16 bit access for the ADSR        */\r
+/* 12.04.2007   1.4     Mef     Added Voltage Regulator Control Register     */\r
+/*                              Added RD19V bit in Flash Memory Control      */\r
+/*                              Status Register                              */\r
+/* 03.05.2007   1.5     Mef     Added LIN USART 7,8,9                        */\r
+/* 15.05.2007   1.6     Mef     Added RTC                                    */\r
+/* 20.09.2007   1.7     MWi     Completely revised version                   */\r
+\r
+ .PROGRAM MB96348HS\r
+ .TITLE   MB96348HS\r
+\r
+;------------------------\r
+; IO-AREA DEFINITIONS :\r
+;------------------------\r
+\r
+\r
+\r
+ .section IOBASE, IO, locate=0x0  ;\r
+ .GLOBAL __pdr00,    __pdr01,    __pdr02,    __pdr03,    __pdr04,    __pdr05\r
+ .GLOBAL __pdr06,    __pdr07,    __pdr08,    __pdr09,    __pdr10,    __adcs\r
+ .GLOBAL __adcsl,    __adcsh,    __adcr,     __adcrl,    __adcrh,    __adsr\r
+ .GLOBAL __adecr,    __tcdt0,    __tccs0,    __tccsl0,   __tccsh0,   __tcdt1\r
+ .GLOBAL __tccs1,    __tccsl1,   __tccsh1,   __ocs0,     __ocs1,     __occp0\r
+ .GLOBAL __occp1,    __ocs2,     __ocs3,     __occp2,    __occp3,    __ocs4\r
+ .GLOBAL __ocs5,     __occp4,    __occp5,    __ocs6,     __ocs7,     __occp6\r
+ .GLOBAL __occp7,    __ics01,    __ice01,    __ipcp0,    __ipcpl0,   __ipcph0\r
+ .GLOBAL __ipcp1,    __ipcpl1,   __ipcph1,   __ics23,    __ice23,    __ipcp2\r
+ .GLOBAL __ipcpl2,   __ipcph2,   __ipcp3,    __ipcpl3,   __ipcph3,   __ics45\r
+ .GLOBAL __ice45,    __ipcp4,    __ipcpl4,   __ipcph4,   __ipcp5,    __ipcpl5\r
+ .GLOBAL __ipcph5,   __ics67,    __ice67,    __ipcp6,    __ipcpl6,   __ipcph6\r
+ .GLOBAL __ipcp7,    __ipcpl7,   __ipcph7,   __enir0,    __eirr0,    __elvr0\r
+ .GLOBAL __elvrl0,   __elvrh0,   __enir1,    __eirr1,    __elvr1,    __elvrl1\r
+ .GLOBAL __elvrh1,   __tmcsr0,   __tmcsrl0,  __tmcsrh0,  __tmrlr0,   __tmr0\r
+ .GLOBAL __tmcsr1,   __tmcsrl1,  __tmcsrh1,  __tmrlr1,   __tmr1,     __tmcsr2\r
+ .GLOBAL __tmcsrl2,  __tmcsrh2,  __tmrlr2,   __tmr2,     __tmcsr3,   __tmcsrl3\r
+ .GLOBAL __tmcsrh3,  __tmrlr3,   __tmr3,     __tmcsr6,   __tmcsrl6,  __tmcsrh6\r
+ .GLOBAL __tmrlr6,   __tmr6,     __gcn10,    __gcn1l0,   __gcn1h0,   __gcn20\r
+ .GLOBAL __gcn2l0,   __gcn2h0,   __ptmr0,    __pcsr0,    __pdut0,    __pcn0\r
+ .GLOBAL __pcnl0,    __pcnh0,    __ptmr1,    __pcsr1,    __pdut1,    __pcn1\r
+ .GLOBAL __pcnl1,    __pcnh1,    __ptmr2,    __pcsr2,    __pdut2,    __pcn2\r
+ .GLOBAL __pcnl2,    __pcnh2,    __ptmr3,    __pcsr3,    __pdut3,    __pcn3\r
+ .GLOBAL __pcnl3,    __pcnh3,    __gcn11,    __gcn1l1,   __gcn1h1,   __gcn21\r
+ .GLOBAL __gcn2l1,   __gcn2h1,   __ptmr4,    __pcsr4,    __pdut4,    __pcn4\r
+ .GLOBAL __pcnl4,    __pcnh4,    __ptmr5,    __pcsr5,    __pdut5,    __pcn5\r
+ .GLOBAL __pcnl5,    __pcnh5,    __ibsr0,    __ibcr0,    __itba0,    __itbal0\r
+ .GLOBAL __itbah0,   __itmk0,    __itmkl0,   __itmkh0,   __isba0,    __ismk0\r
+ .GLOBAL __idar0,    __iccr0,    __ibsr1,    __ibcr1,    __itba1,    __itbal1\r
+ .GLOBAL __itbah1,   __itmk1,    __itmkl1,   __itmkh1,   __isba1,    __ismk1\r
+ .GLOBAL __idar1,    __iccr1,    __smr0,     __scr0,     __tdr0,     __rdr0\r
+ .GLOBAL __ssr0,     __eccr0,    __escr0,    __bgr0,     __bgrl0,    __bgrh0\r
+ .GLOBAL __esir0,    __smr1,     __scr1,     __tdr1,     __rdr1,     __ssr1\r
+ .GLOBAL __eccr1,    __escr1,    __bgr1,     __bgrl1,    __bgrh1,    __esir1\r
+ .GLOBAL __smr2,     __scr2,     __tdr2,     __rdr2,     __ssr2,     __eccr2\r
+ .GLOBAL __escr2,    __bgr2,     __bgrl2,    __bgrh2,    __esir2,    __smr3\r
+ .GLOBAL __scr3,     __tdr3,     __rdr3,     __ssr3,     __eccr3,    __escr3\r
+ .GLOBAL __bgr3,     __bgrl3,    __bgrh3,    __esir3\r
+\r
+__pdr00   .res.b 1             ;000000\r
+PDR00    .equ 0x0000\r
+__pdr01   .res.b 1             ;000001\r
+PDR01    .equ 0x0001\r
+__pdr02   .res.b 1             ;000002\r
+PDR02    .equ 0x0002\r
+__pdr03   .res.b 1             ;000003\r
+PDR03    .equ 0x0003\r
+__pdr04   .res.b 1             ;000004\r
+PDR04    .equ 0x0004\r
+__pdr05   .res.b 1             ;000005\r
+PDR05    .equ 0x0005\r
+__pdr06   .res.b 1             ;000006\r
+PDR06    .equ 0x0006\r
+__pdr07   .res.b 1             ;000007\r
+PDR07    .equ 0x0007\r
+__pdr08   .res.b 1             ;000008\r
+PDR08    .equ 0x0008\r
+__pdr09   .res.b 1             ;000009\r
+PDR09    .equ 0x0009\r
+__pdr10   .res.b 1             ;00000A\r
+PDR10    .equ 0x000A\r
+ .org 0x000018\r
+__adcs  ; overlay symbol      ;000018\r
+ADCS    .equ 0x0018\r
+__adcsl   .res.b 1             ;000018\r
+ADCSL    .equ 0x0018\r
+__adcsh   .res.b 1             ;000019\r
+ADCSH    .equ 0x0019\r
+__adcr  ; overlay symbol      ;00001A\r
+ADCR    .equ 0x001A\r
+__adcrl   .res.b 1             ;00001A\r
+ADCRL    .equ 0x001A\r
+__adcrh   .res.b 1             ;00001B\r
+ADCRH    .equ 0x001B\r
+__adsr   .res.b 2             ;00001C\r
+ADSR    .equ 0x001C\r
+__adecr   .res.b 1             ;00001E\r
+ADECR    .equ 0x001E\r
+ .org 0x000020\r
+__tcdt0   .res.b 2             ;000020\r
+TCDT0    .equ 0x0020\r
+__tccs0  ; overlay symbol      ;000022\r
+TCCS0    .equ 0x0022\r
+__tccsl0   .res.b 1             ;000022\r
+TCCSL0    .equ 0x0022\r
+__tccsh0   .res.b 1             ;000023\r
+TCCSH0    .equ 0x0023\r
+__tcdt1   .res.b 2             ;000024\r
+TCDT1    .equ 0x0024\r
+__tccs1  ; overlay symbol      ;000026\r
+TCCS1    .equ 0x0026\r
+__tccsl1   .res.b 1             ;000026\r
+TCCSL1    .equ 0x0026\r
+__tccsh1   .res.b 1             ;000027\r
+TCCSH1    .equ 0x0027\r
+__ocs0   .res.b 1             ;000028\r
+OCS0    .equ 0x0028\r
+__ocs1   .res.b 1             ;000029\r
+OCS1    .equ 0x0029\r
+__occp0   .res.b 2             ;00002A\r
+OCCP0    .equ 0x002A\r
+__occp1   .res.b 2             ;00002C\r
+OCCP1    .equ 0x002C\r
+__ocs2   .res.b 1             ;00002E\r
+OCS2    .equ 0x002E\r
+__ocs3   .res.b 1             ;00002F\r
+OCS3    .equ 0x002F\r
+__occp2   .res.b 2             ;000030\r
+OCCP2    .equ 0x0030\r
+__occp3   .res.b 2             ;000032\r
+OCCP3    .equ 0x0032\r
+__ocs4   .res.b 1             ;000034\r
+OCS4    .equ 0x0034\r
+__ocs5   .res.b 1             ;000035\r
+OCS5    .equ 0x0035\r
+__occp4   .res.b 2             ;000036\r
+OCCP4    .equ 0x0036\r
+__occp5   .res.b 2             ;000038\r
+OCCP5    .equ 0x0038\r
+__ocs6   .res.b 1             ;00003A\r
+OCS6    .equ 0x003A\r
+__ocs7   .res.b 1             ;00003B\r
+OCS7    .equ 0x003B\r
+__occp6   .res.b 2             ;00003C\r
+OCCP6    .equ 0x003C\r
+__occp7   .res.b 2             ;00003E\r
+OCCP7    .equ 0x003E\r
+__ics01   .res.b 1             ;000040\r
+ICS01    .equ 0x0040\r
+__ice01   .res.b 1             ;000041\r
+ICE01    .equ 0x0041\r
+__ipcp0  ; overlay symbol      ;000042\r
+IPCP0    .equ 0x0042\r
+__ipcpl0   .res.b 1             ;000042\r
+IPCPL0    .equ 0x0042\r
+__ipcph0   .res.b 1             ;000043\r
+IPCPH0    .equ 0x0043\r
+__ipcp1  ; overlay symbol      ;000044\r
+IPCP1    .equ 0x0044\r
+__ipcpl1   .res.b 1             ;000044\r
+IPCPL1    .equ 0x0044\r
+__ipcph1   .res.b 1             ;000045\r
+IPCPH1    .equ 0x0045\r
+__ics23   .res.b 1             ;000046\r
+ICS23    .equ 0x0046\r
+__ice23   .res.b 1             ;000047\r
+ICE23    .equ 0x0047\r
+__ipcp2  ; overlay symbol      ;000048\r
+IPCP2    .equ 0x0048\r
+__ipcpl2   .res.b 1             ;000048\r
+IPCPL2    .equ 0x0048\r
+__ipcph2   .res.b 1             ;000049\r
+IPCPH2    .equ 0x0049\r
+__ipcp3  ; overlay symbol      ;00004A\r
+IPCP3    .equ 0x004A\r
+__ipcpl3   .res.b 1             ;00004A\r
+IPCPL3    .equ 0x004A\r
+__ipcph3   .res.b 1             ;00004B\r
+IPCPH3    .equ 0x004B\r
+__ics45   .res.b 1             ;00004C\r
+ICS45    .equ 0x004C\r
+__ice45   .res.b 1             ;00004D\r
+ICE45    .equ 0x004D\r
+__ipcp4  ; overlay symbol      ;00004E\r
+IPCP4    .equ 0x004E\r
+__ipcpl4   .res.b 1             ;00004E\r
+IPCPL4    .equ 0x004E\r
+__ipcph4   .res.b 1             ;00004F\r
+IPCPH4    .equ 0x004F\r
+__ipcp5  ; overlay symbol      ;000050\r
+IPCP5    .equ 0x0050\r
+__ipcpl5   .res.b 1             ;000050\r
+IPCPL5    .equ 0x0050\r
+__ipcph5   .res.b 1             ;000051\r
+IPCPH5    .equ 0x0051\r
+__ics67   .res.b 1             ;000052\r
+ICS67    .equ 0x0052\r
+__ice67   .res.b 1             ;000053\r
+ICE67    .equ 0x0053\r
+__ipcp6  ; overlay symbol      ;000054\r
+IPCP6    .equ 0x0054\r
+__ipcpl6   .res.b 1             ;000054\r
+IPCPL6    .equ 0x0054\r
+__ipcph6   .res.b 1             ;000055\r
+IPCPH6    .equ 0x0055\r
+__ipcp7  ; overlay symbol      ;000056\r
+IPCP7    .equ 0x0056\r
+__ipcpl7   .res.b 1             ;000056\r
+IPCPL7    .equ 0x0056\r
+__ipcph7   .res.b 1             ;000057\r
+IPCPH7    .equ 0x0057\r
+__enir0   .res.b 1             ;000058\r
+ENIR0    .equ 0x0058\r
+__eirr0   .res.b 1             ;000059\r
+EIRR0    .equ 0x0059\r
+__elvr0  ; overlay symbol      ;00005A\r
+ELVR0    .equ 0x005A\r
+__elvrl0   .res.b 1             ;00005A\r
+ELVRL0    .equ 0x005A\r
+__elvrh0   .res.b 1             ;00005B\r
+ELVRH0    .equ 0x005B\r
+__enir1   .res.b 1             ;00005C\r
+ENIR1    .equ 0x005C\r
+__eirr1   .res.b 1             ;00005D\r
+EIRR1    .equ 0x005D\r
+__elvr1  ; overlay symbol      ;00005E\r
+ELVR1    .equ 0x005E\r
+__elvrl1   .res.b 1             ;00005E\r
+ELVRL1    .equ 0x005E\r
+__elvrh1   .res.b 1             ;00005F\r
+ELVRH1    .equ 0x005F\r
+__tmcsr0  ; overlay symbol      ;000060\r
+TMCSR0    .equ 0x0060\r
+__tmcsrl0   .res.b 1             ;000060\r
+TMCSRL0    .equ 0x0060\r
+__tmcsrh0   .res.b 1             ;000061\r
+TMCSRH0    .equ 0x0061\r
+__tmrlr0  ; overlay symbol      ;000062\r
+TMRLR0    .equ 0x0062\r
+__tmr0   .res.b 2             ;000062\r
+TMR0    .equ 0x0062\r
+__tmcsr1  ; overlay symbol      ;000064\r
+TMCSR1    .equ 0x0064\r
+__tmcsrl1   .res.b 1             ;000064\r
+TMCSRL1    .equ 0x0064\r
+__tmcsrh1   .res.b 1             ;000065\r
+TMCSRH1    .equ 0x0065\r
+__tmrlr1  ; overlay symbol      ;000066\r
+TMRLR1    .equ 0x0066\r
+__tmr1   .res.b 2             ;000066\r
+TMR1    .equ 0x0066\r
+__tmcsr2  ; overlay symbol      ;000068\r
+TMCSR2    .equ 0x0068\r
+__tmcsrl2   .res.b 1             ;000068\r
+TMCSRL2    .equ 0x0068\r
+__tmcsrh2   .res.b 1             ;000069\r
+TMCSRH2    .equ 0x0069\r
+__tmrlr2  ; overlay symbol      ;00006A\r
+TMRLR2    .equ 0x006A\r
+__tmr2   .res.b 2             ;00006A\r
+TMR2    .equ 0x006A\r
+__tmcsr3  ; overlay symbol      ;00006C\r
+TMCSR3    .equ 0x006C\r
+__tmcsrl3   .res.b 1             ;00006C\r
+TMCSRL3    .equ 0x006C\r
+__tmcsrh3   .res.b 1             ;00006D\r
+TMCSRH3    .equ 0x006D\r
+__tmrlr3  ; overlay symbol      ;00006E\r
+TMRLR3    .equ 0x006E\r
+__tmr3   .res.b 2             ;00006E\r
+TMR3    .equ 0x006E\r
+__tmcsr6  ; overlay symbol      ;000070\r
+TMCSR6    .equ 0x0070\r
+__tmcsrl6   .res.b 1             ;000070\r
+TMCSRL6    .equ 0x0070\r
+__tmcsrh6   .res.b 1             ;000071\r
+TMCSRH6    .equ 0x0071\r
+__tmrlr6  ; overlay symbol      ;000072\r
+TMRLR6    .equ 0x0072\r
+__tmr6   .res.b 2             ;000072\r
+TMR6    .equ 0x0072\r
+__gcn10  ; overlay symbol      ;000074\r
+GCN10    .equ 0x0074\r
+__gcn1l0   .res.b 1             ;000074\r
+GCN1L0    .equ 0x0074\r
+__gcn1h0   .res.b 1             ;000075\r
+GCN1H0    .equ 0x0075\r
+__gcn20  ; overlay symbol      ;000076\r
+GCN20    .equ 0x0076\r
+__gcn2l0   .res.b 1             ;000076\r
+GCN2L0    .equ 0x0076\r
+__gcn2h0   .res.b 1             ;000077\r
+GCN2H0    .equ 0x0077\r
+__ptmr0   .res.b 2             ;000078\r
+PTMR0    .equ 0x0078\r
+__pcsr0   .res.b 2             ;00007A\r
+PCSR0    .equ 0x007A\r
+__pdut0   .res.b 2             ;00007C\r
+PDUT0    .equ 0x007C\r
+__pcn0  ; overlay symbol      ;00007E\r
+PCN0    .equ 0x007E\r
+__pcnl0   .res.b 1             ;00007E\r
+PCNL0    .equ 0x007E\r
+__pcnh0   .res.b 1             ;00007F\r
+PCNH0    .equ 0x007F\r
+__ptmr1   .res.b 2             ;000080\r
+PTMR1    .equ 0x0080\r
+__pcsr1   .res.b 2             ;000082\r
+PCSR1    .equ 0x0082\r
+__pdut1   .res.b 2             ;000084\r
+PDUT1    .equ 0x0084\r
+__pcn1  ; overlay symbol      ;000086\r
+PCN1    .equ 0x0086\r
+__pcnl1   .res.b 1             ;000086\r
+PCNL1    .equ 0x0086\r
+__pcnh1   .res.b 1             ;000087\r
+PCNH1    .equ 0x0087\r
+__ptmr2   .res.b 2             ;000088\r
+PTMR2    .equ 0x0088\r
+__pcsr2   .res.b 2             ;00008A\r
+PCSR2    .equ 0x008A\r
+__pdut2   .res.b 2             ;00008C\r
+PDUT2    .equ 0x008C\r
+__pcn2  ; overlay symbol      ;00008E\r
+PCN2    .equ 0x008E\r
+__pcnl2   .res.b 1             ;00008E\r
+PCNL2    .equ 0x008E\r
+__pcnh2   .res.b 1             ;00008F\r
+PCNH2    .equ 0x008F\r
+__ptmr3   .res.b 2             ;000090\r
+PTMR3    .equ 0x0090\r
+__pcsr3   .res.b 2             ;000092\r
+PCSR3    .equ 0x0092\r
+__pdut3   .res.b 2             ;000094\r
+PDUT3    .equ 0x0094\r
+__pcn3  ; overlay symbol      ;000096\r
+PCN3    .equ 0x0096\r
+__pcnl3   .res.b 1             ;000096\r
+PCNL3    .equ 0x0096\r
+__pcnh3   .res.b 1             ;000097\r
+PCNH3    .equ 0x0097\r
+__gcn11  ; overlay symbol      ;000098\r
+GCN11    .equ 0x0098\r
+__gcn1l1   .res.b 1             ;000098\r
+GCN1L1    .equ 0x0098\r
+__gcn1h1   .res.b 1             ;000099\r
+GCN1H1    .equ 0x0099\r
+__gcn21  ; overlay symbol      ;00009A\r
+GCN21    .equ 0x009A\r
+__gcn2l1   .res.b 1             ;00009A\r
+GCN2L1    .equ 0x009A\r
+__gcn2h1   .res.b 1             ;00009B\r
+GCN2H1    .equ 0x009B\r
+__ptmr4   .res.b 2             ;00009C\r
+PTMR4    .equ 0x009C\r
+__pcsr4   .res.b 2             ;00009E\r
+PCSR4    .equ 0x009E\r
+__pdut4   .res.b 2             ;0000A0\r
+PDUT4    .equ 0x00A0\r
+__pcn4  ; overlay symbol      ;0000A2\r
+PCN4    .equ 0x00A2\r
+__pcnl4   .res.b 1             ;0000A2\r
+PCNL4    .equ 0x00A2\r
+__pcnh4   .res.b 1             ;0000A3\r
+PCNH4    .equ 0x00A3\r
+__ptmr5   .res.b 2             ;0000A4\r
+PTMR5    .equ 0x00A4\r
+__pcsr5   .res.b 2             ;0000A6\r
+PCSR5    .equ 0x00A6\r
+__pdut5   .res.b 2             ;0000A8\r
+PDUT5    .equ 0x00A8\r
+__pcn5  ; overlay symbol      ;0000AA\r
+PCN5    .equ 0x00AA\r
+__pcnl5   .res.b 1             ;0000AA\r
+PCNL5    .equ 0x00AA\r
+__pcnh5   .res.b 1             ;0000AB\r
+PCNH5    .equ 0x00AB\r
+__ibsr0   .res.b 1             ;0000AC\r
+IBSR0    .equ 0x00AC\r
+__ibcr0   .res.b 1             ;0000AD\r
+IBCR0    .equ 0x00AD\r
+__itba0  ; overlay symbol      ;0000AE\r
+ITBA0    .equ 0x00AE\r
+__itbal0   .res.b 1             ;0000AE\r
+ITBAL0    .equ 0x00AE\r
+__itbah0   .res.b 1             ;0000AF\r
+ITBAH0    .equ 0x00AF\r
+__itmk0  ; overlay symbol      ;0000B0\r
+ITMK0    .equ 0x00B0\r
+__itmkl0   .res.b 1             ;0000B0\r
+ITMKL0    .equ 0x00B0\r
+__itmkh0   .res.b 1             ;0000B1\r
+ITMKH0    .equ 0x00B1\r
+__isba0   .res.b 1             ;0000B2\r
+ISBA0    .equ 0x00B2\r
+__ismk0   .res.b 1             ;0000B3\r
+ISMK0    .equ 0x00B3\r
+__idar0   .res.b 1             ;0000B4\r
+IDAR0    .equ 0x00B4\r
+__iccr0   .res.b 1             ;0000B5\r
+ICCR0    .equ 0x00B5\r
+__ibsr1   .res.b 1             ;0000B6\r
+IBSR1    .equ 0x00B6\r
+__ibcr1   .res.b 1             ;0000B7\r
+IBCR1    .equ 0x00B7\r
+__itba1  ; overlay symbol      ;0000B8\r
+ITBA1    .equ 0x00B8\r
+__itbal1   .res.b 1             ;0000B8\r
+ITBAL1    .equ 0x00B8\r
+__itbah1   .res.b 1             ;0000B9\r
+ITBAH1    .equ 0x00B9\r
+__itmk1  ; overlay symbol      ;0000BA\r
+ITMK1    .equ 0x00BA\r
+__itmkl1   .res.b 1             ;0000BA\r
+ITMKL1    .equ 0x00BA\r
+__itmkh1   .res.b 1             ;0000BB\r
+ITMKH1    .equ 0x00BB\r
+__isba1   .res.b 1             ;0000BC\r
+ISBA1    .equ 0x00BC\r
+__ismk1   .res.b 1             ;0000BD\r
+ISMK1    .equ 0x00BD\r
+__idar1   .res.b 1             ;0000BE\r
+IDAR1    .equ 0x00BE\r
+__iccr1   .res.b 1             ;0000BF\r
+ICCR1    .equ 0x00BF\r
+__smr0   .res.b 1             ;0000C0\r
+SMR0    .equ 0x00C0\r
+__scr0   .res.b 1             ;0000C1\r
+SCR0    .equ 0x00C1\r
+__tdr0  ; overlay symbol      ;0000C2\r
+TDR0    .equ 0x00C2\r
+__rdr0   .res.b 1             ;0000C2\r
+RDR0    .equ 0x00C2\r
+__ssr0   .res.b 1             ;0000C3\r
+SSR0    .equ 0x00C3\r
+__eccr0   .res.b 1             ;0000C4\r
+ECCR0    .equ 0x00C4\r
+__escr0   .res.b 1             ;0000C5\r
+ESCR0    .equ 0x00C5\r
+__bgr0  ; overlay symbol      ;0000C6\r
+BGR0    .equ 0x00C6\r
+__bgrl0   .res.b 1             ;0000C6\r
+BGRL0    .equ 0x00C6\r
+__bgrh0   .res.b 1             ;0000C7\r
+BGRH0    .equ 0x00C7\r
+__esir0   .res.b 1             ;0000C8\r
+ESIR0    .equ 0x00C8\r
+ .org 0x0000cA\r
+__smr1   .res.b 1             ;0000CA\r
+SMR1    .equ 0x00CA\r
+__scr1   .res.b 1             ;0000CB\r
+SCR1    .equ 0x00CB\r
+__tdr1  ; overlay symbol      ;0000CC\r
+TDR1    .equ 0x00CC\r
+__rdr1   .res.b 1             ;0000CC\r
+RDR1    .equ 0x00CC\r
+__ssr1   .res.b 1             ;0000CD\r
+SSR1    .equ 0x00CD\r
+__eccr1   .res.b 1             ;0000CE\r
+ECCR1    .equ 0x00CE\r
+__escr1   .res.b 1             ;0000CF\r
+ESCR1    .equ 0x00CF\r
+__bgr1  ; overlay symbol      ;0000D0\r
+BGR1    .equ 0x00D0\r
+__bgrl1   .res.b 1             ;0000D0\r
+BGRL1    .equ 0x00D0\r
+__bgrh1   .res.b 1             ;0000D1\r
+BGRH1    .equ 0x00D1\r
+__esir1   .res.b 1             ;0000D2\r
+ESIR1    .equ 0x00D2\r
+ .org 0x0000d4\r
+__smr2   .res.b 1             ;0000D4\r
+SMR2    .equ 0x00D4\r
+__scr2   .res.b 1             ;0000D5\r
+SCR2    .equ 0x00D5\r
+__tdr2  ; overlay symbol      ;0000D6\r
+TDR2    .equ 0x00D6\r
+__rdr2   .res.b 1             ;0000D6\r
+RDR2    .equ 0x00D6\r
+__ssr2   .res.b 1             ;0000D7\r
+SSR2    .equ 0x00D7\r
+__eccr2   .res.b 1             ;0000D8\r
+ECCR2    .equ 0x00D8\r
+__escr2   .res.b 1             ;0000D9\r
+ESCR2    .equ 0x00D9\r
+__bgr2  ; overlay symbol      ;0000DA\r
+BGR2    .equ 0x00DA\r
+__bgrl2   .res.b 1             ;0000DA\r
+BGRL2    .equ 0x00DA\r
+__bgrh2   .res.b 1             ;0000DB\r
+BGRH2    .equ 0x00DB\r
+__esir2   .res.b 1             ;0000DC\r
+ESIR2    .equ 0x00DC\r
+ .org 0x0000de\r
+__smr3   .res.b 1             ;0000DE\r
+SMR3    .equ 0x00DE\r
+__scr3   .res.b 1             ;0000DF\r
+SCR3    .equ 0x00DF\r
+__tdr3  ; overlay symbol      ;0000E0\r
+TDR3    .equ 0x00E0\r
+__rdr3   .res.b 1             ;0000E0\r
+RDR3    .equ 0x00E0\r
+__ssr3   .res.b 1             ;0000E1\r
+SSR3    .equ 0x00E1\r
+__eccr3   .res.b 1             ;0000E2\r
+ECCR3    .equ 0x00E2\r
+__escr3   .res.b 1             ;0000E3\r
+ESCR3    .equ 0x00E3\r
+__bgr3  ; overlay symbol      ;0000E4\r
+BGR3    .equ 0x00E4\r
+__bgrl3   .res.b 1             ;0000E4\r
+BGRL3    .equ 0x00E4\r
+__bgrh3   .res.b 1             ;0000E5\r
+BGRH3    .equ 0x00E5\r
+__esir3   .res.b 1             ;0000E6\r
+ESIR3    .equ 0x00E6\r
+\r
+ .section DMADESCRIPTOR, DATA, locate=0x100  ;\r
+ .GLOBAL __bapl0,    __bapm0,    __baph0,    __dmacs0,   __ioa0,     __ioal0\r
+ .GLOBAL __ioah0,    __dct0,     __dctl0,    __dcth0,    __bapl1,    __bapm1\r
+ .GLOBAL __baph1,    __dmacs1,   __ioa1,     __ioal1,    __ioah1,    __dct1\r
+ .GLOBAL __dctl1,    __dcth1,    __bapl2,    __bapm2,    __baph2,    __dmacs2\r
+ .GLOBAL __ioa2,     __ioal2,    __ioah2,    __dct2,     __dctl2,    __dcth2\r
+ .GLOBAL __bapl3,    __bapm3,    __baph3,    __dmacs3,   __ioa3,     __ioal3\r
+ .GLOBAL __ioah3,    __dct3,     __dctl3,    __dcth3,    __bapl4,    __bapm4\r
+ .GLOBAL __baph4,    __dmacs4,   __ioa4,     __ioal4,    __ioah4,    __dct4\r
+ .GLOBAL __dctl4,    __dcth4,    __bapl5,    __bapm5,    __baph5,    __dmacs5\r
+ .GLOBAL __ioa5,     __ioal5,    __ioah5,    __dct5,     __dctl5,    __dcth5\r
+\r
+__bapl0   .res.b 1             ;000100\r
+BAPL0    .equ 0x0100\r
+__bapm0   .res.b 1             ;000101\r
+BAPM0    .equ 0x0101\r
+__baph0   .res.b 1             ;000102\r
+BAPH0    .equ 0x0102\r
+__dmacs0   .res.b 1             ;000103\r
+DMACS0    .equ 0x0103\r
+__ioa0  ; overlay symbol      ;000104\r
+IOA0    .equ 0x0104\r
+__ioal0   .res.b 1             ;000104\r
+IOAL0    .equ 0x0104\r
+__ioah0   .res.b 1             ;000105\r
+IOAH0    .equ 0x0105\r
+__dct0  ; overlay symbol      ;000106\r
+DCT0    .equ 0x0106\r
+__dctl0   .res.b 1             ;000106\r
+DCTL0    .equ 0x0106\r
+__dcth0   .res.b 1             ;000107\r
+DCTH0    .equ 0x0107\r
+__bapl1   .res.b 1             ;000108\r
+BAPL1    .equ 0x0108\r
+__bapm1   .res.b 1             ;000109\r
+BAPM1    .equ 0x0109\r
+__baph1   .res.b 1             ;00010A\r
+BAPH1    .equ 0x010A\r
+__dmacs1   .res.b 1             ;00010B\r
+DMACS1    .equ 0x010B\r
+__ioa1  ; overlay symbol      ;00010C\r
+IOA1    .equ 0x010C\r
+__ioal1   .res.b 1             ;00010C\r
+IOAL1    .equ 0x010C\r
+__ioah1   .res.b 1             ;00010D\r
+IOAH1    .equ 0x010D\r
+__dct1  ; overlay symbol      ;00010E\r
+DCT1    .equ 0x010E\r
+__dctl1   .res.b 1             ;00010E\r
+DCTL1    .equ 0x010E\r
+__dcth1   .res.b 1             ;00010F\r
+DCTH1    .equ 0x010F\r
+__bapl2   .res.b 1             ;000110\r
+BAPL2    .equ 0x0110\r
+__bapm2   .res.b 1             ;000111\r
+BAPM2    .equ 0x0111\r
+__baph2   .res.b 1             ;000112\r
+BAPH2    .equ 0x0112\r
+__dmacs2   .res.b 1             ;000113\r
+DMACS2    .equ 0x0113\r
+__ioa2  ; overlay symbol      ;000114\r
+IOA2    .equ 0x0114\r
+__ioal2   .res.b 1             ;000114\r
+IOAL2    .equ 0x0114\r
+__ioah2   .res.b 1             ;000115\r
+IOAH2    .equ 0x0115\r
+__dct2  ; overlay symbol      ;000116\r
+DCT2    .equ 0x0116\r
+__dctl2   .res.b 1             ;000116\r
+DCTL2    .equ 0x0116\r
+__dcth2   .res.b 1             ;000117\r
+DCTH2    .equ 0x0117\r
+__bapl3   .res.b 1             ;000118\r
+BAPL3    .equ 0x0118\r
+__bapm3   .res.b 1             ;000119\r
+BAPM3    .equ 0x0119\r
+__baph3   .res.b 1             ;00011A\r
+BAPH3    .equ 0x011A\r
+__dmacs3   .res.b 1             ;00011B\r
+DMACS3    .equ 0x011B\r
+__ioa3  ; overlay symbol      ;00011C\r
+IOA3    .equ 0x011C\r
+__ioal3   .res.b 1             ;00011C\r
+IOAL3    .equ 0x011C\r
+__ioah3   .res.b 1             ;00011D\r
+IOAH3    .equ 0x011D\r
+__dct3  ; overlay symbol      ;00011E\r
+DCT3    .equ 0x011E\r
+__dctl3   .res.b 1             ;00011E\r
+DCTL3    .equ 0x011E\r
+__dcth3   .res.b 1             ;00011F\r
+DCTH3    .equ 0x011F\r
+__bapl4   .res.b 1             ;000120\r
+BAPL4    .equ 0x0120\r
+__bapm4   .res.b 1             ;000121\r
+BAPM4    .equ 0x0121\r
+__baph4   .res.b 1             ;000122\r
+BAPH4    .equ 0x0122\r
+__dmacs4   .res.b 1             ;000123\r
+DMACS4    .equ 0x0123\r
+__ioa4  ; overlay symbol      ;000124\r
+IOA4    .equ 0x0124\r
+__ioal4   .res.b 1             ;000124\r
+IOAL4    .equ 0x0124\r
+__ioah4   .res.b 1             ;000125\r
+IOAH4    .equ 0x0125\r
+__dct4  ; overlay symbol      ;000126\r
+DCT4    .equ 0x0126\r
+__dctl4   .res.b 1             ;000126\r
+DCTL4    .equ 0x0126\r
+__dcth4   .res.b 1             ;000127\r
+DCTH4    .equ 0x0127\r
+__bapl5   .res.b 1             ;000128\r
+BAPL5    .equ 0x0128\r
+__bapm5   .res.b 1             ;000129\r
+BAPM5    .equ 0x0129\r
+__baph5   .res.b 1             ;00012A\r
+BAPH5    .equ 0x012A\r
+__dmacs5   .res.b 1             ;00012B\r
+DMACS5    .equ 0x012B\r
+__ioa5  ; overlay symbol      ;00012C\r
+IOA5    .equ 0x012C\r
+__ioal5   .res.b 1             ;00012C\r
+IOAL5    .equ 0x012C\r
+__ioah5   .res.b 1             ;00012D\r
+IOAH5    .equ 0x012D\r
+__dct5  ; overlay symbol      ;00012E\r
+DCT5    .equ 0x012E\r
+__dctl5   .res.b 1             ;00012E\r
+DCTL5    .equ 0x012E\r
+__dcth5   .res.b 1             ;00012F\r
+DCTH5    .equ 0x012F\r
+\r
+ .section IOXTND, DATA, locate=0x380  ;\r
+ .GLOBAL __disel0,   __disel1,   __disel2,   __disel3,   __disel4,   __disel5\r
+ .GLOBAL __dsr,      __dsrl,     __dsrh,     __dssr,     __dssrl,    __dssrh\r
+ .GLOBAL __der,      __derl,     __derh,     __icr,      __ilr,      __idx\r
+ .GLOBAL __tbr,      __tbrl,     __tbrh,     __dirr,     __nmi,      __edsu2\r
+ .GLOBAL __romm,     __edsu,     __pfcs0,    __pfcs1,    __pfcs2,    __pfcs3\r
+ .GLOBAL __pfal0,    __pfam0,    __pfah0,    __pfal1,    __pfam1,    __pfah1\r
+ .GLOBAL __pfal2,    __pfam2,    __pfah2,    __pfal3,    __pfam3,    __pfah3\r
+ .GLOBAL __pfal4,    __pfam4,    __pfah4,    __pfal5,    __pfam5,    __pfah5\r
+ .GLOBAL __pfal6,    __pfam6,    __pfah6,    __pfal7,    __pfam7,    __pfah7\r
+ .GLOBAL __pfd0,     __pfdl0,    __pfdh0,    __pfd1,     __pfdl1,    __pfdh1\r
+ .GLOBAL __pfd2,     __pfdl2,    __pfdh2,    __pfd3,     __pfdl3,    __pfdh3\r
+ .GLOBAL __pfd4,     __pfdl4,    __pfdh4,    __pfd5,     __pfdl5,    __pfdh5\r
+ .GLOBAL __pfd6,     __pfdl6,    __pfdh6,    __pfd7,     __pfdl7,    __pfdh7\r
+ .GLOBAL __mfmcs,    __mfmtc,    __mfmtcl,   __mfmtch,   __sfmcs,    __sfmtc\r
+ .GLOBAL __sfmtcl,   __sfmtch,   __fmwc0,    __fmwc1,    __fmwc2,    __fmwc3\r
+ .GLOBAL __fmwc4,    __fmwc5,    __smcr,     __cksr,     __ckssr,    __ckmr\r
+ .GLOBAL __ckfcr,    __ckfcrl,   __ckfcrh,   __pllcr,    __pllcrl,   __pllcrh\r
+ .GLOBAL __rctcr,    __mctcr,    __rccsrc,   __rcr,      __rccsr,    __wdtc\r
+ .GLOBAL __wdtcp,    __coar,     __cocr0,    __cocr1,    __cmcr,     __cmpr\r
+ .GLOBAL __cmprl,    __cmprh,    __vrcr,     __ddr00,    __ddr01,    __ddr02\r
+ .GLOBAL __ddr03,    __ddr04,    __ddr05,    __ddr06,    __ddr07,    __ddr08\r
+ .GLOBAL __ddr09,    __ddr10,    __pier00,   __pier01,   __pier02,   __pier03\r
+ .GLOBAL __pier04,   __pier05,   __pier06,   __pier07,   __pier08,   __pier09\r
+ .GLOBAL __pier10,   __pilr00,   __pilr01,   __pilr02,   __pilr03,   __pilr04\r
+ .GLOBAL __pilr05,   __pilr06,   __pilr07,   __pilr08,   __pilr09,   __pilr10\r
+ .GLOBAL __epilr00,  __epilr01,  __epilr02,  __epilr03,  __epilr04,  __epilr05\r
+ .GLOBAL __epilr06,  __epilr07,  __epilr08,  __epilr09,  __epilr10,  __podr00\r
+ .GLOBAL __podr01,   __podr02,   __podr03,   __podr04,   __podr05,   __podr06\r
+ .GLOBAL __podr07,   __podr08,   __podr09,   __podr10,   __phdr08,   __phdr09\r
+ .GLOBAL __phdr10,   __pucr00,   __pucr01,   __pucr02,   __pucr03,   __pucr04\r
+ .GLOBAL __pucr05,   __pucr06,   __pucr07,   __pucr08,   __pucr09,   __pucr10\r
+ .GLOBAL __epsr00,   __epsr01,   __epsr02,   __epsr03,   __epsr04,   __epsr05\r
+ .GLOBAL __epsr06,   __epsr07,   __epsr08,   __epsr09,   __epsr10,   __ader0\r
+ .GLOBAL __ader1,    __ader2,    __prrr0,    __prrr1,    __prrr2,    __prrr3\r
+ .GLOBAL __prrr4,    __prrr5,    __prrr6,    __prrr7,    __prrr8,    __prrr9\r
+ .GLOBAL __wtbr0,    __wtbrl0,   __wtbrh0,   __wtbr1,    __wtsr,     __wtmr\r
+ .GLOBAL __wthr,     __wtcer,    __wtcksr,   __wtcr,     __wtcrl,    __wtcrh\r
+ .GLOBAL __cucr,     __cutd,     __cutdl,    __cutdh,    __cutr,     __cutr2\r
+ .GLOBAL __cutr2l,   __cutr2h,   __cutr1,    __cutr1l,   __cutr1h,   __tmisr\r
+ .GLOBAL __smr7,     __scr7,     __tdr7,     __rdr7,     __ssr7,     __eccr7\r
+ .GLOBAL __escr7,    __bgr7,     __bgrl7,    __bgrh7,    __esir7,    __smr8\r
+ .GLOBAL __scr8,     __tdr8,     __rdr8,     __ssr8,     __eccr8,    __escr8\r
+ .GLOBAL __bgr8,     __bgrl8,    __bgrh8,    __esir8,    __smr9,     __scr9\r
+ .GLOBAL __tdr9,     __rdr9,     __ssr9,     __eccr9,    __escr9,    __bgr9\r
+ .GLOBAL __bgrl9,    __bgrh9,    __esir9,    __acsr0,    __aecsr0,   __acsr1\r
+ .GLOBAL __aecsr1,   __ptmr6,    __pcsr6,    __pdut6,    __pcn6,     __pcnl6\r
+ .GLOBAL __pcnh6,    __ptmr7,    __pcsr7,    __pdut7,    __pcn7,     __pcnl7\r
+ .GLOBAL __pcnh7,    __gcn12,    __gcn1l2,   __gcn1h2,   __gcn22,    __gcn2l2\r
+ .GLOBAL __gcn2h2,   __ptmr8,    __pcsr8,    __pdut8,    __pcn8,     __pcnl8\r
+ .GLOBAL __pcnh8,    __ptmr9,    __pcsr9,    __pdut9,    __pcn9,     __pcnl9\r
+ .GLOBAL __pcnh9,    __ptmr10,   __pcsr10,   __pdut10,   __pcn10,    __pcnl10\r
+ .GLOBAL __pcnh10,   __ptmr11,   __pcsr11,   __pdut11,   __pcn11,    __pcnl11\r
+ .GLOBAL __pcnh11,   __gcn13,    __gcn1l3,   __gcn1h3,   __gcn23,    __gcn2l3\r
+ .GLOBAL __gcn2h3,   __ptmr12,   __pcsr12,   __pdut12,   __pcn12,    __pcnl12\r
+ .GLOBAL __pcnh12,   __ptmr13,   __pcsr13,   __pdut13,   __pcn13,    __pcnl13\r
+ .GLOBAL __pcnh13,   __ptmr14,   __pcsr14,   __pdut14,   __pcn14,    __pcnl14\r
+ .GLOBAL __pcnh14,   __ptmr15,   __pcsr15,   __pdut15,   __pcn15,    __pcnl15\r
+ .GLOBAL __pcnh15,   __prrr10,   __prrr11,   __prrr12,   __prrr13,   __eac0\r
+ .GLOBAL __eacl0,    __each0,    __eac1,     __eacl1,    __each1,    __eac2\r
+ .GLOBAL __eacl2,    __each2,    __eac3,     __eacl3,    __each3,    __eac4\r
+ .GLOBAL __eacl4,    __each4,    __eac5,     __eacl5,    __each5,    __eas2\r
+ .GLOBAL __eas3,     __eas4,     __eas5,     __ebm,      __ebcf,     __ebae0\r
+ .GLOBAL __ebae1,    __ebae2,    __ebcs,     __ctrlr0,   __ctrlrl0,  __ctrlrh0\r
+ .GLOBAL __statr0,   __statrl0,  __statrh0,  __errcnt0,  __errcntl0, __errcnth0\r
+ .GLOBAL __btr0,     __btrl0,    __btrh0,    __intr0,    __intrl0,   __intrh0\r
+ .GLOBAL __testr0,   __testrl0,  __testrh0,  __brper0,   __brperl0,  __brperh0\r
+ .GLOBAL __if1creq0, __if1creql0, __if1creqh0, __if1cmsk0, __if1cmskl0, __if1cmskh0\r
+ .GLOBAL __if1msk0,  __if1msk10, __if1msk1l0, __if1msk1h0, __if1msk20, __if1msk2l0\r
+ .GLOBAL __if1msk2h0, __if1arb0,  __if1arb10, __if1arb1l0, __if1arb1h0, __if1arb20\r
+ .GLOBAL __if1arb2l0, __if1arb2h0, __if1mctr0, __if1mctrl0, __if1mctrh0, __if1dta0\r
+ .GLOBAL __if1dta10, __if1dta1l0, __if1dta1h0, __if1dta20, __if1dta2l0, __if1dta2h0\r
+ .GLOBAL __if1dtb0,  __if1dtb10, __if1dtb1l0, __if1dtb1h0, __if1dtb20, __if1dtb2l0\r
+ .GLOBAL __if1dtb2h0, __if2creq0, __if2creql0, __if2creqh0, __if2cmsk0, __if2cmskl0\r
+ .GLOBAL __if2cmskh0, __if2msk0,  __if2msk10, __if2msk1l0, __if2msk1h0, __if2msk20\r
+ .GLOBAL __if2msk2l0, __if2msk2h0, __if2arb0,  __if2arb10, __if2arb1l0, __if2arb1h0\r
+ .GLOBAL __if2arb20, __if2arb2l0, __if2arb2h0, __if2mctr0, __if2mctrl0, __if2mctrh0\r
+ .GLOBAL __if2dta0,  __if2dta10, __if2dta1l0, __if2dta1h0, __if2dta20, __if2dta2l0\r
+ .GLOBAL __if2dta2h0, __if2dtb0,  __if2dtb10, __if2dtb1l0, __if2dtb1h0, __if2dtb20\r
+ .GLOBAL __if2dtb2l0, __if2dtb2h0, __treqr0,   __treqr10,  __treqr1l0, __treqr1h0\r
+ .GLOBAL __treqr20,  __treqr2l0, __treqr2h0, __newdt0,   __newdt10,  __newdt1l0\r
+ .GLOBAL __newdt1h0, __newdt20,  __newdt2l0, __newdt2h0, __intpnd0,  __intpnd10\r
+ .GLOBAL __intpnd1l0, __intpnd1h0, __intpnd20, __intpnd2l0, __intpnd2h0, __msgval0\r
+ .GLOBAL __msgval10, __msgval1l0, __msgval1h0, __msgval20, __msgval2l0, __msgval2h0\r
+ .GLOBAL __coer0,    __ctrlr1,   __ctrlrl1,  __ctrlrh1,  __statr1,   __statrl1\r
+ .GLOBAL __statrh1,  __errcnt1,  __errcntl1, __errcnth1, __btr1,     __btrl1\r
+ .GLOBAL __btrh1,    __intr1,    __intrl1,   __intrh1,   __testr1,   __testrl1\r
+ .GLOBAL __testrh1,  __brper1,   __brperl1,  __brperh1,  __if1creq1, __if1creql1\r
+ .GLOBAL __if1creqh1, __if1cmsk1, __if1cmskl1, __if1cmskh1, __if1msk1,  __if1msk11\r
+ .GLOBAL __if1msk1l1, __if1msk1h1, __if1msk21, __if1msk2l1, __if1msk2h1, __if1arb1\r
+ .GLOBAL __if1arb11, __if1arb1l1, __if1arb1h1, __if1arb21, __if1arb2l1, __if1arb2h1\r
+ .GLOBAL __if1mctr1, __if1mctrl1, __if1mctrh1, __if1dta1,  __if1dta11, __if1dta1l1\r
+ .GLOBAL __if1dta1h1, __if1dta21, __if1dta2l1, __if1dta2h1, __if1dtb1,  __if1dtb11\r
+ .GLOBAL __if1dtb1l1, __if1dtb1h1, __if1dtb21, __if1dtb2l1, __if1dtb2h1, __if2creq1\r
+ .GLOBAL __if2creql1, __if2creqh1, __if2cmsk1, __if2cmskl1, __if2cmskh1, __if2msk1\r
+ .GLOBAL __if2msk11, __if2msk1l1, __if2msk1h1, __if2msk21, __if2msk2l1, __if2msk2h1\r
+ .GLOBAL __if2arb1,  __if2arb11, __if2arb1l1, __if2arb1h1, __if2arb21, __if2arb2l1\r
+ .GLOBAL __if2arb2h1, __if2mctr1, __if2mctrl1, __if2mctrh1, __if2dta1,  __if2dta11\r
+ .GLOBAL __if2dta1l1, __if2dta1h1, __if2dta21, __if2dta2l1, __if2dta2h1, __if2dtb1\r
+ .GLOBAL __if2dtb11, __if2dtb1l1, __if2dtb1h1, __if2dtb21, __if2dtb2l1, __if2dtb2h1\r
+ .GLOBAL __treqr1,   __treqr11,  __treqr1l1, __treqr1h1, __treqr21,  __treqr2l1\r
+ .GLOBAL __treqr2h1, __newdt1,   __newdt11,  __newdt1l1, __newdt1h1, __newdt21\r
+ .GLOBAL __newdt2l1, __newdt2h1, __intpnd1,  __intpnd11, __intpnd1l1, __intpnd1h1\r
+ .GLOBAL __intpnd21, __intpnd2l1, __intpnd2h1, __msgval1,  __msgval11, __msgval1l1\r
+ .GLOBAL __msgval1h1, __msgval21, __msgval2l1, __msgval2h1, __coer1\r
+\r
+__disel0   .res.b 1             ;000380\r
+DISEL0    .equ 0x0380\r
+__disel1   .res.b 1             ;000381\r
+DISEL1    .equ 0x0381\r
+__disel2   .res.b 1             ;000382\r
+DISEL2    .equ 0x0382\r
+__disel3   .res.b 1             ;000383\r
+DISEL3    .equ 0x0383\r
+__disel4   .res.b 1             ;000384\r
+DISEL4    .equ 0x0384\r
+__disel5   .res.b 1             ;000385\r
+DISEL5    .equ 0x0385\r
+ .org 0x000390\r
+__dsr  ; overlay symbol      ;000390\r
+DSR    .equ 0x0390\r
+__dsrl   .res.b 1             ;000390\r
+DSRL    .equ 0x0390\r
+__dsrh   .res.b 1             ;000391\r
+DSRH    .equ 0x0391\r
+__dssr  ; overlay symbol      ;000392\r
+DSSR    .equ 0x0392\r
+__dssrl   .res.b 1             ;000392\r
+DSSRL    .equ 0x0392\r
+__dssrh   .res.b 1             ;000393\r
+DSSRH    .equ 0x0393\r
+__der  ; overlay symbol      ;000394\r
+DER    .equ 0x0394\r
+__derl   .res.b 1             ;000394\r
+DERL    .equ 0x0394\r
+__derh   .res.b 1             ;000395\r
+DERH    .equ 0x0395\r
+ .org 0x0003a0\r
+__icr  ; overlay symbol      ;0003A0\r
+ICR    .equ 0x03A0\r
+__ilr   .res.b 1             ;0003A0\r
+ILR    .equ 0x03A0\r
+__idx   .res.b 1             ;0003A1\r
+IDX    .equ 0x03A1\r
+__tbr  ; overlay symbol      ;0003A2\r
+TBR    .equ 0x03A2\r
+__tbrl   .res.b 1             ;0003A2\r
+TBRL    .equ 0x03A2\r
+__tbrh   .res.b 1             ;0003A3\r
+TBRH    .equ 0x03A3\r
+__dirr   .res.b 1             ;0003A4\r
+DIRR    .equ 0x03A4\r
+__nmi   .res.b 1             ;0003A5\r
+NMI    .equ 0x03A5\r
+ .org 0x0003ac\r
+__edsu2   .res.b 2             ;0003AC\r
+EDSU2    .equ 0x03AC\r
+__romm   .res.b 1             ;0003AE\r
+ROMM    .equ 0x03AE\r
+__edsu   .res.b 1             ;0003AF\r
+EDSU    .equ 0x03AF\r
+__pfcs0   .res.b 2             ;0003B0\r
+PFCS0    .equ 0x03B0\r
+__pfcs1   .res.b 2             ;0003B2\r
+PFCS1    .equ 0x03B2\r
+__pfcs2   .res.b 2             ;0003B4\r
+PFCS2    .equ 0x03B4\r
+__pfcs3   .res.b 2             ;0003B6\r
+PFCS3    .equ 0x03B6\r
+__pfal0   .res.b 1             ;0003B8\r
+PFAL0    .equ 0x03B8\r
+__pfam0   .res.b 1             ;0003B9\r
+PFAM0    .equ 0x03B9\r
+__pfah0   .res.b 1             ;0003BA\r
+PFAH0    .equ 0x03BA\r
+__pfal1   .res.b 1             ;0003BB\r
+PFAL1    .equ 0x03BB\r
+__pfam1   .res.b 1             ;0003BC\r
+PFAM1    .equ 0x03BC\r
+__pfah1   .res.b 1             ;0003BD\r
+PFAH1    .equ 0x03BD\r
+__pfal2   .res.b 1             ;0003BE\r
+PFAL2    .equ 0x03BE\r
+__pfam2   .res.b 1             ;0003BF\r
+PFAM2    .equ 0x03BF\r
+__pfah2   .res.b 1             ;0003C0\r
+PFAH2    .equ 0x03C0\r
+__pfal3   .res.b 1             ;0003C1\r
+PFAL3    .equ 0x03C1\r
+__pfam3   .res.b 1             ;0003C2\r
+PFAM3    .equ 0x03C2\r
+__pfah3   .res.b 1             ;0003C3\r
+PFAH3    .equ 0x03C3\r
+__pfal4   .res.b 1             ;0003C4\r
+PFAL4    .equ 0x03C4\r
+__pfam4   .res.b 1             ;0003C5\r
+PFAM4    .equ 0x03C5\r
+__pfah4   .res.b 1             ;0003C6\r
+PFAH4    .equ 0x03C6\r
+__pfal5   .res.b 1             ;0003C7\r
+PFAL5    .equ 0x03C7\r
+__pfam5   .res.b 1             ;0003C8\r
+PFAM5    .equ 0x03C8\r
+__pfah5   .res.b 1             ;0003C9\r
+PFAH5    .equ 0x03C9\r
+__pfal6   .res.b 1             ;0003CA\r
+PFAL6    .equ 0x03CA\r
+__pfam6   .res.b 1             ;0003CB\r
+PFAM6    .equ 0x03CB\r
+__pfah6   .res.b 1             ;0003CC\r
+PFAH6    .equ 0x03CC\r
+__pfal7   .res.b 1             ;0003CD\r
+PFAL7    .equ 0x03CD\r
+__pfam7   .res.b 1             ;0003CE\r
+PFAM7    .equ 0x03CE\r
+__pfah7   .res.b 1             ;0003CF\r
+PFAH7    .equ 0x03CF\r
+__pfd0  ; overlay symbol      ;0003D0\r
+PFD0    .equ 0x03D0\r
+__pfdl0   .res.b 1             ;0003D0\r
+PFDL0    .equ 0x03D0\r
+__pfdh0   .res.b 1             ;0003D1\r
+PFDH0    .equ 0x03D1\r
+__pfd1  ; overlay symbol      ;0003D2\r
+PFD1    .equ 0x03D2\r
+__pfdl1   .res.b 1             ;0003D2\r
+PFDL1    .equ 0x03D2\r
+__pfdh1   .res.b 1             ;0003D3\r
+PFDH1    .equ 0x03D3\r
+__pfd2  ; overlay symbol      ;0003D4\r
+PFD2    .equ 0x03D4\r
+__pfdl2   .res.b 1             ;0003D4\r
+PFDL2    .equ 0x03D4\r
+__pfdh2   .res.b 1             ;0003D5\r
+PFDH2    .equ 0x03D5\r
+__pfd3  ; overlay symbol      ;0003D6\r
+PFD3    .equ 0x03D6\r
+__pfdl3   .res.b 1             ;0003D6\r
+PFDL3    .equ 0x03D6\r
+__pfdh3   .res.b 1             ;0003D7\r
+PFDH3    .equ 0x03D7\r
+__pfd4  ; overlay symbol      ;0003D8\r
+PFD4    .equ 0x03D8\r
+__pfdl4   .res.b 1             ;0003D8\r
+PFDL4    .equ 0x03D8\r
+__pfdh4   .res.b 1             ;0003D9\r
+PFDH4    .equ 0x03D9\r
+__pfd5  ; overlay symbol      ;0003DA\r
+PFD5    .equ 0x03DA\r
+__pfdl5   .res.b 1             ;0003DA\r
+PFDL5    .equ 0x03DA\r
+__pfdh5   .res.b 1             ;0003DB\r
+PFDH5    .equ 0x03DB\r
+__pfd6  ; overlay symbol      ;0003DC\r
+PFD6    .equ 0x03DC\r
+__pfdl6   .res.b 1             ;0003DC\r
+PFDL6    .equ 0x03DC\r
+__pfdh6   .res.b 1             ;0003DD\r
+PFDH6    .equ 0x03DD\r
+__pfd7  ; overlay symbol      ;0003DE\r
+PFD7    .equ 0x03DE\r
+__pfdl7   .res.b 1             ;0003DE\r
+PFDL7    .equ 0x03DE\r
+__pfdh7   .res.b 1             ;0003DF\r
+PFDH7    .equ 0x03DF\r
+ .org 0x0003f1\r
+__mfmcs   .res.b 1             ;0003F1\r
+MFMCS    .equ 0x03F1\r
+__mfmtc  ; overlay symbol      ;0003F2\r
+MFMTC    .equ 0x03F2\r
+__mfmtcl   .res.b 1             ;0003F2\r
+MFMTCL    .equ 0x03F2\r
+__mfmtch   .res.b 1             ;0003F3\r
+MFMTCH    .equ 0x03F3\r
+ .org 0x0003f5\r
+__sfmcs   .res.b 1             ;0003F5\r
+SFMCS    .equ 0x03F5\r
+__sfmtc  ; overlay symbol      ;0003F6\r
+SFMTC    .equ 0x03F6\r
+__sfmtcl   .res.b 1             ;0003F6\r
+SFMTCL    .equ 0x03F6\r
+__sfmtch   .res.b 1             ;0003F7\r
+SFMTCH    .equ 0x03F7\r
+__fmwc0   .res.b 1             ;0003F8\r
+FMWC0    .equ 0x03F8\r
+__fmwc1   .res.b 1             ;0003F9\r
+FMWC1    .equ 0x03F9\r
+__fmwc2   .res.b 1             ;0003FA\r
+FMWC2    .equ 0x03FA\r
+__fmwc3   .res.b 1             ;0003FB\r
+FMWC3    .equ 0x03FB\r
+__fmwc4   .res.b 1             ;0003FC\r
+FMWC4    .equ 0x03FC\r
+__fmwc5   .res.b 1             ;0003FD\r
+FMWC5    .equ 0x03FD\r
+ .org 0x000400\r
+__smcr   .res.b 1             ;000400\r
+SMCR    .equ 0x0400\r
+__cksr   .res.b 1             ;000401\r
+CKSR    .equ 0x0401\r
+__ckssr   .res.b 1             ;000402\r
+CKSSR    .equ 0x0402\r
+__ckmr   .res.b 1             ;000403\r
+CKMR    .equ 0x0403\r
+__ckfcr  ; overlay symbol      ;000404\r
+CKFCR    .equ 0x0404\r
+__ckfcrl   .res.b 1             ;000404\r
+CKFCRL    .equ 0x0404\r
+__ckfcrh   .res.b 1             ;000405\r
+CKFCRH    .equ 0x0405\r
+__pllcr  ; overlay symbol      ;000406\r
+PLLCR    .equ 0x0406\r
+__pllcrl   .res.b 1             ;000406\r
+PLLCRL    .equ 0x0406\r
+__pllcrh   .res.b 1             ;000407\r
+PLLCRH    .equ 0x0407\r
+__rctcr   .res.b 1             ;000408\r
+RCTCR    .equ 0x0408\r
+__mctcr   .res.b 1             ;000409\r
+MCTCR    .equ 0x0409\r
+ .org 0x00040b\r
+__rccsrc   .res.b 1             ;00040B\r
+RCCSRC    .equ 0x040B\r
+__rcr   .res.b 1             ;00040C\r
+RCR    .equ 0x040C\r
+__rccsr   .res.b 1             ;00040D\r
+RCCSR    .equ 0x040D\r
+__wdtc   .res.b 1             ;00040E\r
+WDTC    .equ 0x040E\r
+__wdtcp   .res.b 1             ;00040F\r
+WDTCP    .equ 0x040F\r
+ .org 0x000415\r
+__coar   .res.b 1             ;000415\r
+COAR    .equ 0x0415\r
+__cocr0   .res.b 1             ;000416\r
+COCR0    .equ 0x0416\r
+__cocr1   .res.b 1             ;000417\r
+COCR1    .equ 0x0417\r
+__cmcr   .res.b 1             ;000418\r
+CMCR    .equ 0x0418\r
+ .org 0x00041a\r
+__cmpr  ; overlay symbol      ;00041A\r
+CMPR    .equ 0x041A\r
+__cmprl   .res.b 1             ;00041A\r
+CMPRL    .equ 0x041A\r
+__cmprh   .res.b 1             ;00041B\r
+CMPRH    .equ 0x041B\r
+ .org 0x00042c\r
+__vrcr   .res.b 1             ;00042C\r
+VRCR    .equ 0x042C\r
+ .org 0x000430\r
+__ddr00   .res.b 1             ;000430\r
+DDR00    .equ 0x0430\r
+__ddr01   .res.b 1             ;000431\r
+DDR01    .equ 0x0431\r
+__ddr02   .res.b 1             ;000432\r
+DDR02    .equ 0x0432\r
+__ddr03   .res.b 1             ;000433\r
+DDR03    .equ 0x0433\r
+__ddr04   .res.b 1             ;000434\r
+DDR04    .equ 0x0434\r
+__ddr05   .res.b 1             ;000435\r
+DDR05    .equ 0x0435\r
+__ddr06   .res.b 1             ;000436\r
+DDR06    .equ 0x0436\r
+__ddr07   .res.b 1             ;000437\r
+DDR07    .equ 0x0437\r
+__ddr08   .res.b 1             ;000438\r
+DDR08    .equ 0x0438\r
+__ddr09   .res.b 1             ;000439\r
+DDR09    .equ 0x0439\r
+__ddr10   .res.b 1             ;00043A\r
+DDR10    .equ 0x043A\r
+ .org 0x000444\r
+__pier00   .res.b 1             ;000444\r
+PIER00    .equ 0x0444\r
+__pier01   .res.b 1             ;000445\r
+PIER01    .equ 0x0445\r
+__pier02   .res.b 1             ;000446\r
+PIER02    .equ 0x0446\r
+__pier03   .res.b 1             ;000447\r
+PIER03    .equ 0x0447\r
+__pier04   .res.b 1             ;000448\r
+PIER04    .equ 0x0448\r
+__pier05   .res.b 1             ;000449\r
+PIER05    .equ 0x0449\r
+__pier06   .res.b 1             ;00044A\r
+PIER06    .equ 0x044A\r
+__pier07   .res.b 1             ;00044B\r
+PIER07    .equ 0x044B\r
+__pier08   .res.b 1             ;00044C\r
+PIER08    .equ 0x044C\r
+__pier09   .res.b 1             ;00044D\r
+PIER09    .equ 0x044D\r
+__pier10   .res.b 1             ;00044E\r
+PIER10    .equ 0x044E\r
+ .org 0x000458\r
+__pilr00   .res.b 1             ;000458\r
+PILR00    .equ 0x0458\r
+__pilr01   .res.b 1             ;000459\r
+PILR01    .equ 0x0459\r
+__pilr02   .res.b 1             ;00045A\r
+PILR02    .equ 0x045A\r
+__pilr03   .res.b 1             ;00045B\r
+PILR03    .equ 0x045B\r
+__pilr04   .res.b 1             ;00045C\r
+PILR04    .equ 0x045C\r
+__pilr05   .res.b 1             ;00045D\r
+PILR05    .equ 0x045D\r
+__pilr06   .res.b 1             ;00045E\r
+PILR06    .equ 0x045E\r
+__pilr07   .res.b 1             ;00045F\r
+PILR07    .equ 0x045F\r
+__pilr08   .res.b 1             ;000460\r
+PILR08    .equ 0x0460\r
+__pilr09   .res.b 1             ;000461\r
+PILR09    .equ 0x0461\r
+__pilr10   .res.b 1             ;000462\r
+PILR10    .equ 0x0462\r
+ .org 0x00046C\r
+__epilr00   .res.b 1             ;00046C\r
+EPILR00    .equ 0x046C\r
+__epilr01   .res.b 1             ;00046D\r
+EPILR01    .equ 0x046D\r
+__epilr02   .res.b 1             ;00046E\r
+EPILR02    .equ 0x046E\r
+__epilr03   .res.b 1             ;00046F\r
+EPILR03    .equ 0x046F\r
+__epilr04   .res.b 1             ;000470\r
+EPILR04    .equ 0x0470\r
+__epilr05   .res.b 1             ;000471\r
+EPILR05    .equ 0x0471\r
+__epilr06   .res.b 1             ;000472\r
+EPILR06    .equ 0x0472\r
+__epilr07   .res.b 1             ;000473\r
+EPILR07    .equ 0x0473\r
+__epilr08   .res.b 1             ;000474\r
+EPILR08    .equ 0x0474\r
+__epilr09   .res.b 1             ;000475\r
+EPILR09    .equ 0x0475\r
+__epilr10   .res.b 1             ;000476\r
+EPILR10    .equ 0x0476\r
+ .org 0x000480\r
+__podr00   .res.b 1             ;000480\r
+PODR00    .equ 0x0480\r
+__podr01   .res.b 1             ;000481\r
+PODR01    .equ 0x0481\r
+__podr02   .res.b 1             ;000482\r
+PODR02    .equ 0x0482\r
+__podr03   .res.b 1             ;000483\r
+PODR03    .equ 0x0483\r
+__podr04   .res.b 1             ;000484\r
+PODR04    .equ 0x0484\r
+__podr05   .res.b 1             ;000485\r
+PODR05    .equ 0x0485\r
+__podr06   .res.b 1             ;000486\r
+PODR06    .equ 0x0486\r
+__podr07   .res.b 1             ;000487\r
+PODR07    .equ 0x0487\r
+__podr08   .res.b 1             ;000488\r
+PODR08    .equ 0x0488\r
+__podr09   .res.b 1             ;000489\r
+PODR09    .equ 0x0489\r
+__podr10   .res.b 1             ;00048A\r
+PODR10    .equ 0x048A\r
+ .org 0x00049C\r
+__phdr08   .res.b 1             ;00049C\r
+PHDR08    .equ 0x049C\r
+__phdr09   .res.b 1             ;00049D\r
+PHDR09    .equ 0x049D\r
+__phdr10   .res.b 1             ;00049E\r
+PHDR10    .equ 0x049E\r
+ .org 0x0004A8\r
+__pucr00   .res.b 1             ;0004A8\r
+PUCR00    .equ 0x04A8\r
+__pucr01   .res.b 1             ;0004A9\r
+PUCR01    .equ 0x04A9\r
+__pucr02   .res.b 1             ;0004AA\r
+PUCR02    .equ 0x04AA\r
+__pucr03   .res.b 1             ;0004AB\r
+PUCR03    .equ 0x04AB\r
+__pucr04   .res.b 1             ;0004AC\r
+PUCR04    .equ 0x04AC\r
+__pucr05   .res.b 1             ;0004AD\r
+PUCR05    .equ 0x04AD\r
+__pucr06   .res.b 1             ;0004AE\r
+PUCR06    .equ 0x04AE\r
+__pucr07   .res.b 1             ;0004AF\r
+PUCR07    .equ 0x04AF\r
+__pucr08   .res.b 1             ;0004B0\r
+PUCR08    .equ 0x04B0\r
+__pucr09   .res.b 1             ;0004B1\r
+PUCR09    .equ 0x04B1\r
+__pucr10   .res.b 1             ;0004B2\r
+PUCR10    .equ 0x04B2\r
+ .org 0x0004BC\r
+__epsr00   .res.b 1             ;0004BC\r
+EPSR00    .equ 0x04BC\r
+__epsr01   .res.b 1             ;0004BD\r
+EPSR01    .equ 0x04BD\r
+__epsr02   .res.b 1             ;0004BE\r
+EPSR02    .equ 0x04BE\r
+__epsr03   .res.b 1             ;0004BF\r
+EPSR03    .equ 0x04BF\r
+__epsr04   .res.b 1             ;0004C0\r
+EPSR04    .equ 0x04C0\r
+__epsr05   .res.b 1             ;0004C1\r
+EPSR05    .equ 0x04C1\r
+__epsr06   .res.b 1             ;0004C2\r
+EPSR06    .equ 0x04C2\r
+__epsr07   .res.b 1             ;0004C3\r
+EPSR07    .equ 0x04C3\r
+__epsr08   .res.b 1             ;0004C4\r
+EPSR08    .equ 0x04C4\r
+__epsr09   .res.b 1             ;0004C5\r
+EPSR09    .equ 0x04C5\r
+__epsr10   .res.b 1             ;0004C6\r
+EPSR10    .equ 0x04C6\r
+ .org 0x0004d0\r
+__ader0   .res.b 1             ;0004D0\r
+ADER0    .equ 0x04D0\r
+__ader1   .res.b 1             ;0004D1\r
+ADER1    .equ 0x04D1\r
+__ader2   .res.b 1             ;0004D2\r
+ADER2    .equ 0x04D2\r
+ .org 0x0004d6\r
+__prrr0   .res.b 1             ;0004D6\r
+PRRR0    .equ 0x04D6\r
+__prrr1   .res.b 1             ;0004D7\r
+PRRR1    .equ 0x04D7\r
+__prrr2   .res.b 1             ;0004D8\r
+PRRR2    .equ 0x04D8\r
+__prrr3   .res.b 1             ;0004D9\r
+PRRR3    .equ 0x04D9\r
+__prrr4   .res.b 1             ;0004DA\r
+PRRR4    .equ 0x04DA\r
+__prrr5   .res.b 1             ;0004DB\r
+PRRR5    .equ 0x04DB\r
+__prrr6   .res.b 1             ;0004DC\r
+PRRR6    .equ 0x04DC\r
+__prrr7   .res.b 1             ;0004DD\r
+PRRR7    .equ 0x04DD\r
+__prrr8   .res.b 1             ;0004DE\r
+PRRR8    .equ 0x04DE\r
+__prrr9   .res.b 1             ;0004DF\r
+PRRR9    .equ 0x04DF\r
+__wtbr0  ; overlay symbol      ;0004E0\r
+WTBR0    .equ 0x04E0\r
+__wtbrl0   .res.b 1             ;0004E0\r
+WTBRL0    .equ 0x04E0\r
+__wtbrh0   .res.b 1             ;0004E1\r
+WTBRH0    .equ 0x04E1\r
+__wtbr1   .res.b 1             ;0004E2\r
+WTBR1    .equ 0x04E2\r
+__wtsr   .res.b 1             ;0004E3\r
+WTSR    .equ 0x04E3\r
+__wtmr   .res.b 1             ;0004E4\r
+WTMR    .equ 0x04E4\r
+__wthr   .res.b 1             ;0004E5\r
+WTHR    .equ 0x04E5\r
+__wtcer   .res.b 1             ;0004E6\r
+WTCER    .equ 0x04E6\r
+__wtcksr   .res.b 1             ;0004E7\r
+WTCKSR    .equ 0x04E7\r
+__wtcr  ; overlay symbol      ;0004E8\r
+WTCR    .equ 0x04E8\r
+__wtcrl   .res.b 1             ;0004E8\r
+WTCRL    .equ 0x04E8\r
+__wtcrh   .res.b 1             ;0004E9\r
+WTCRH    .equ 0x04E9\r
+__cucr   .res.b 1             ;0004EA\r
+CUCR    .equ 0x04EA\r
+ .org 0x0004ec\r
+__cutd  ; overlay symbol      ;0004EC\r
+CUTD    .equ 0x04EC\r
+__cutdl   .res.b 1             ;0004EC\r
+CUTDL    .equ 0x04EC\r
+__cutdh   .res.b 1             ;0004ED\r
+CUTDH    .equ 0x04ED\r
+__cutr  ; overlay symbol      ;0004EE\r
+CUTR    .equ 0x04EE\r
+__cutr2  ; overlay symbol      ;0004EE\r
+CUTR2    .equ 0x04EE\r
+__cutr2l   .res.b 1             ;0004EE\r
+CUTR2L    .equ 0x04EE\r
+__cutr2h   .res.b 1             ;0004EF\r
+CUTR2H    .equ 0x04EF\r
+__cutr1  ; overlay symbol      ;0004F0\r
+CUTR1    .equ 0x04F0\r
+__cutr1l   .res.b 1             ;0004F0\r
+CUTR1L    .equ 0x04F0\r
+__cutr1h   .res.b 1             ;0004F1\r
+CUTR1H    .equ 0x04F1\r
+ .org 0x0004fa\r
+__tmisr   .res.b 1             ;0004FA\r
+TMISR    .equ 0x04FA\r
+ .org 0x00053e\r
+__smr7   .res.b 1             ;00053E\r
+SMR7    .equ 0x053E\r
+__scr7   .res.b 1             ;00053F\r
+SCR7    .equ 0x053F\r
+__tdr7  ; overlay symbol      ;000540\r
+TDR7    .equ 0x0540\r
+__rdr7   .res.b 1             ;000540\r
+RDR7    .equ 0x0540\r
+__ssr7   .res.b 1             ;000541\r
+SSR7    .equ 0x0541\r
+__eccr7   .res.b 1             ;000542\r
+ECCR7    .equ 0x0542\r
+__escr7   .res.b 1             ;000543\r
+ESCR7    .equ 0x0543\r
+__bgr7  ; overlay symbol      ;000544\r
+BGR7    .equ 0x0544\r
+__bgrl7   .res.b 1             ;000544\r
+BGRL7    .equ 0x0544\r
+__bgrh7   .res.b 1             ;000545\r
+BGRH7    .equ 0x0545\r
+__esir7   .res.b 1             ;000546\r
+ESIR7    .equ 0x0546\r
+ .org 0x000548\r
+__smr8   .res.b 1             ;000548\r
+SMR8    .equ 0x0548\r
+__scr8   .res.b 1             ;000549\r
+SCR8    .equ 0x0549\r
+__tdr8  ; overlay symbol      ;00054A\r
+TDR8    .equ 0x054A\r
+__rdr8   .res.b 1             ;00054A\r
+RDR8    .equ 0x054A\r
+__ssr8   .res.b 1             ;00054B\r
+SSR8    .equ 0x054B\r
+__eccr8   .res.b 1             ;00054C\r
+ECCR8    .equ 0x054C\r
+__escr8   .res.b 1             ;00054D\r
+ESCR8    .equ 0x054D\r
+__bgr8  ; overlay symbol      ;00054E\r
+BGR8    .equ 0x054E\r
+__bgrl8   .res.b 1             ;00054E\r
+BGRL8    .equ 0x054E\r
+__bgrh8   .res.b 1             ;00054F\r
+BGRH8    .equ 0x054F\r
+__esir8   .res.b 1             ;000550\r
+ESIR8    .equ 0x0550\r
+ .org 0x000552\r
+__smr9   .res.b 1             ;000552\r
+SMR9    .equ 0x0552\r
+__scr9   .res.b 1             ;000553\r
+SCR9    .equ 0x0553\r
+__tdr9  ; overlay symbol      ;000554\r
+TDR9    .equ 0x0554\r
+__rdr9   .res.b 1             ;000554\r
+RDR9    .equ 0x0554\r
+__ssr9   .res.b 1             ;000555\r
+SSR9    .equ 0x0555\r
+__eccr9   .res.b 1             ;000556\r
+ECCR9    .equ 0x0556\r
+__escr9   .res.b 1             ;000557\r
+ESCR9    .equ 0x0557\r
+__bgr9  ; overlay symbol      ;000558\r
+BGR9    .equ 0x0558\r
+__bgrl9   .res.b 1             ;000558\r
+BGRL9    .equ 0x0558\r
+__bgrh9   .res.b 1             ;000559\r
+BGRH9    .equ 0x0559\r
+__esir9   .res.b 1             ;00055A\r
+ESIR9    .equ 0x055A\r
+ .org 0x000560\r
+__acsr0   .res.b 1             ;000560\r
+ACSR0    .equ 0x0560\r
+__aecsr0   .res.b 1             ;000561\r
+AECSR0    .equ 0x0561\r
+__acsr1   .res.b 1             ;000562\r
+ACSR1    .equ 0x0562\r
+__aecsr1   .res.b 1             ;000563\r
+AECSR1    .equ 0x0563\r
+__ptmr6   .res.b 2             ;000564\r
+PTMR6    .equ 0x0564\r
+__pcsr6   .res.b 2             ;000566\r
+PCSR6    .equ 0x0566\r
+__pdut6   .res.b 2             ;000568\r
+PDUT6    .equ 0x0568\r
+__pcn6  ; overlay symbol      ;00056A\r
+PCN6    .equ 0x056A\r
+__pcnl6   .res.b 1             ;00056A\r
+PCNL6    .equ 0x056A\r
+__pcnh6   .res.b 1             ;00056B\r
+PCNH6    .equ 0x056B\r
+__ptmr7   .res.b 2             ;00056C\r
+PTMR7    .equ 0x056C\r
+__pcsr7   .res.b 2             ;00056E\r
+PCSR7    .equ 0x056E\r
+__pdut7   .res.b 2             ;000570\r
+PDUT7    .equ 0x0570\r
+__pcn7  ; overlay symbol      ;000572\r
+PCN7    .equ 0x0572\r
+__pcnl7   .res.b 1             ;000572\r
+PCNL7    .equ 0x0572\r
+__pcnh7   .res.b 1             ;000573\r
+PCNH7    .equ 0x0573\r
+__gcn12  ; overlay symbol      ;000574\r
+GCN12    .equ 0x0574\r
+__gcn1l2   .res.b 1             ;000574\r
+GCN1L2    .equ 0x0574\r
+__gcn1h2   .res.b 1             ;000575\r
+GCN1H2    .equ 0x0575\r
+__gcn22  ; overlay symbol      ;000576\r
+GCN22    .equ 0x0576\r
+__gcn2l2   .res.b 1             ;000576\r
+GCN2L2    .equ 0x0576\r
+__gcn2h2   .res.b 1             ;000577\r
+GCN2H2    .equ 0x0577\r
+__ptmr8   .res.b 2             ;000578\r
+PTMR8    .equ 0x0578\r
+__pcsr8   .res.b 2             ;00057A\r
+PCSR8    .equ 0x057A\r
+__pdut8   .res.b 2             ;00057C\r
+PDUT8    .equ 0x057C\r
+__pcn8  ; overlay symbol      ;00057E\r
+PCN8    .equ 0x057E\r
+__pcnl8   .res.b 1             ;00057E\r
+PCNL8    .equ 0x057E\r
+__pcnh8   .res.b 1             ;00057F\r
+PCNH8    .equ 0x057F\r
+__ptmr9   .res.b 2             ;000580\r
+PTMR9    .equ 0x0580\r
+__pcsr9   .res.b 2             ;000582\r
+PCSR9    .equ 0x0582\r
+__pdut9   .res.b 2             ;000584\r
+PDUT9    .equ 0x0584\r
+__pcn9  ; overlay symbol      ;000586\r
+PCN9    .equ 0x0586\r
+__pcnl9   .res.b 1             ;000586\r
+PCNL9    .equ 0x0586\r
+__pcnh9   .res.b 1             ;000587\r
+PCNH9    .equ 0x0587\r
+__ptmr10   .res.b 2             ;000588\r
+PTMR10    .equ 0x0588\r
+__pcsr10   .res.b 2             ;00058A\r
+PCSR10    .equ 0x058A\r
+__pdut10   .res.b 2             ;00058C\r
+PDUT10    .equ 0x058C\r
+__pcn10  ; overlay symbol      ;00058E\r
+PCN10    .equ 0x058E\r
+__pcnl10   .res.b 1             ;00058E\r
+PCNL10    .equ 0x058E\r
+__pcnh10   .res.b 1             ;00058F\r
+PCNH10    .equ 0x058F\r
+__ptmr11   .res.b 2             ;000590\r
+PTMR11    .equ 0x0590\r
+__pcsr11   .res.b 2             ;000592\r
+PCSR11    .equ 0x0592\r
+__pdut11   .res.b 2             ;000594\r
+PDUT11    .equ 0x0594\r
+__pcn11  ; overlay symbol      ;000596\r
+PCN11    .equ 0x0596\r
+__pcnl11   .res.b 1             ;000596\r
+PCNL11    .equ 0x0596\r
+__pcnh11   .res.b 1             ;000597\r
+PCNH11    .equ 0x0597\r
+__gcn13  ; overlay symbol      ;000598\r
+GCN13    .equ 0x0598\r
+__gcn1l3   .res.b 1             ;000598\r
+GCN1L3    .equ 0x0598\r
+__gcn1h3   .res.b 1             ;000599\r
+GCN1H3    .equ 0x0599\r
+__gcn23  ; overlay symbol      ;00059A\r
+GCN23    .equ 0x059A\r
+__gcn2l3   .res.b 1             ;00059A\r
+GCN2L3    .equ 0x059A\r
+__gcn2h3   .res.b 1             ;00059B\r
+GCN2H3    .equ 0x059B\r
+__ptmr12   .res.b 2             ;00059C\r
+PTMR12    .equ 0x059C\r
+__pcsr12   .res.b 2             ;00059E\r
+PCSR12    .equ 0x059E\r
+__pdut12   .res.b 2             ;0005A0\r
+PDUT12    .equ 0x05A0\r
+__pcn12  ; overlay symbol      ;0005A2\r
+PCN12    .equ 0x05A2\r
+__pcnl12   .res.b 1             ;0005A2\r
+PCNL12    .equ 0x05A2\r
+__pcnh12   .res.b 1             ;0005A3\r
+PCNH12    .equ 0x05A3\r
+__ptmr13   .res.b 2             ;0005A4\r
+PTMR13    .equ 0x05A4\r
+__pcsr13   .res.b 2             ;0005A6\r
+PCSR13    .equ 0x05A6\r
+__pdut13   .res.b 2             ;0005A8\r
+PDUT13    .equ 0x05A8\r
+__pcn13  ; overlay symbol      ;0005AA\r
+PCN13    .equ 0x05AA\r
+__pcnl13   .res.b 1             ;0005AA\r
+PCNL13    .equ 0x05AA\r
+__pcnh13   .res.b 1             ;0005AB\r
+PCNH13    .equ 0x05AB\r
+__ptmr14   .res.b 2             ;0005AC\r
+PTMR14    .equ 0x05AC\r
+__pcsr14   .res.b 2             ;0005AE\r
+PCSR14    .equ 0x05AE\r
+__pdut14   .res.b 2             ;0005B0\r
+PDUT14    .equ 0x05B0\r
+__pcn14  ; overlay symbol      ;0005B2\r
+PCN14    .equ 0x05B2\r
+__pcnl14   .res.b 1             ;0005B2\r
+PCNL14    .equ 0x05B2\r
+__pcnh14   .res.b 1             ;0005B3\r
+PCNH14    .equ 0x05B3\r
+__ptmr15   .res.b 2             ;0005B4\r
+PTMR15    .equ 0x05B4\r
+__pcsr15   .res.b 2             ;0005B6\r
+PCSR15    .equ 0x05B6\r
+__pdut15   .res.b 2             ;0005B8\r
+PDUT15    .equ 0x05B8\r
+__pcn15  ; overlay symbol      ;0005BA\r
+PCN15    .equ 0x05BA\r
+__pcnl15   .res.b 1             ;0005BA\r
+PCNL15    .equ 0x05BA\r
+__pcnh15   .res.b 1             ;0005BB\r
+PCNH15    .equ 0x05BB\r
+ .org 0x000660\r
+__prrr10   .res.b 1             ;000660\r
+PRRR10    .equ 0x0660\r
+__prrr11   .res.b 1             ;000661\r
+PRRR11    .equ 0x0661\r
+__prrr12   .res.b 1             ;000662\r
+PRRR12    .equ 0x0662\r
+__prrr13   .res.b 1             ;000663\r
+PRRR13    .equ 0x0663\r
+ .org 0x0006e0\r
+__eac0  ; overlay symbol      ;0006E0\r
+EAC0    .equ 0x06E0\r
+__eacl0   .res.b 1             ;0006E0\r
+EACL0    .equ 0x06E0\r
+__each0   .res.b 1             ;0006E1\r
+EACH0    .equ 0x06E1\r
+__eac1  ; overlay symbol      ;0006E2\r
+EAC1    .equ 0x06E2\r
+__eacl1   .res.b 1             ;0006E2\r
+EACL1    .equ 0x06E2\r
+__each1   .res.b 1             ;0006E3\r
+EACH1    .equ 0x06E3\r
+__eac2  ; overlay symbol      ;0006E4\r
+EAC2    .equ 0x06E4\r
+__eacl2   .res.b 1             ;0006E4\r
+EACL2    .equ 0x06E4\r
+__each2   .res.b 1             ;0006E5\r
+EACH2    .equ 0x06E5\r
+__eac3  ; overlay symbol      ;0006E6\r
+EAC3    .equ 0x06E6\r
+__eacl3   .res.b 1             ;0006E6\r
+EACL3    .equ 0x06E6\r
+__each3   .res.b 1             ;0006E7\r
+EACH3    .equ 0x06E7\r
+__eac4  ; overlay symbol      ;0006E8\r
+EAC4    .equ 0x06E8\r
+__eacl4   .res.b 1             ;0006E8\r
+EACL4    .equ 0x06E8\r
+__each4   .res.b 1             ;0006E9\r
+EACH4    .equ 0x06E9\r
+__eac5  ; overlay symbol      ;0006EA\r
+EAC5    .equ 0x06EA\r
+__eacl5   .res.b 1             ;0006EA\r
+EACL5    .equ 0x06EA\r
+__each5   .res.b 1             ;0006EB\r
+EACH5    .equ 0x06EB\r
+__eas2   .res.b 1             ;0006EC\r
+EAS2    .equ 0x06EC\r
+__eas3   .res.b 1             ;0006ED\r
+EAS3    .equ 0x06ED\r
+__eas4   .res.b 1             ;0006EE\r
+EAS4    .equ 0x06EE\r
+__eas5   .res.b 1             ;0006EF\r
+EAS5    .equ 0x06EF\r
+__ebm   .res.b 1             ;0006F0\r
+EBM    .equ 0x06F0\r
+__ebcf   .res.b 1             ;0006F1\r
+EBCF    .equ 0x06F1\r
+__ebae0   .res.b 1             ;0006F2\r
+EBAE0    .equ 0x06F2\r
+__ebae1   .res.b 1             ;0006F3\r
+EBAE1    .equ 0x06F3\r
+__ebae2   .res.b 1             ;0006F4\r
+EBAE2    .equ 0x06F4\r
+__ebcs   .res.b 1             ;0006F5\r
+EBCS    .equ 0x06F5\r
+ .org 0x000700\r
+__ctrlr0  ; overlay symbol      ;000700\r
+CTRLR0    .equ 0x0700\r
+__ctrlrl0   .res.b 1             ;000700\r
+CTRLRL0    .equ 0x0700\r
+__ctrlrh0   .res.b 1             ;000701\r
+CTRLRH0    .equ 0x0701\r
+__statr0  ; overlay symbol      ;000702\r
+STATR0    .equ 0x0702\r
+__statrl0   .res.b 1             ;000702\r
+STATRL0    .equ 0x0702\r
+__statrh0   .res.b 1             ;000703\r
+STATRH0    .equ 0x0703\r
+__errcnt0  ; overlay symbol      ;000704\r
+ERRCNT0    .equ 0x0704\r
+__errcntl0   .res.b 1             ;000704\r
+ERRCNTL0    .equ 0x0704\r
+__errcnth0   .res.b 1             ;000705\r
+ERRCNTH0    .equ 0x0705\r
+__btr0  ; overlay symbol      ;000706\r
+BTR0    .equ 0x0706\r
+__btrl0   .res.b 1             ;000706\r
+BTRL0    .equ 0x0706\r
+__btrh0   .res.b 1             ;000707\r
+BTRH0    .equ 0x0707\r
+__intr0  ; overlay symbol      ;000708\r
+INTR0    .equ 0x0708\r
+__intrl0   .res.b 1             ;000708\r
+INTRL0    .equ 0x0708\r
+__intrh0   .res.b 1             ;000709\r
+INTRH0    .equ 0x0709\r
+__testr0  ; overlay symbol      ;00070A\r
+TESTR0    .equ 0x070A\r
+__testrl0   .res.b 1             ;00070A\r
+TESTRL0    .equ 0x070A\r
+__testrh0   .res.b 1             ;00070B\r
+TESTRH0    .equ 0x070B\r
+__brper0  ; overlay symbol      ;00070C\r
+BRPER0    .equ 0x070C\r
+__brperl0   .res.b 1             ;00070C\r
+BRPERL0    .equ 0x070C\r
+__brperh0   .res.b 1             ;00070D\r
+BRPERH0    .equ 0x070D\r
+ .org 0x000710\r
+__if1creq0  ; overlay symbol      ;000710\r
+IF1CREQ0    .equ 0x0710\r
+__if1creql0   .res.b 1             ;000710\r
+IF1CREQL0    .equ 0x0710\r
+__if1creqh0   .res.b 1             ;000711\r
+IF1CREQH0    .equ 0x0711\r
+__if1cmsk0  ; overlay symbol      ;000712\r
+IF1CMSK0    .equ 0x0712\r
+__if1cmskl0   .res.b 1             ;000712\r
+IF1CMSKL0    .equ 0x0712\r
+__if1cmskh0   .res.b 1             ;000713\r
+IF1CMSKH0    .equ 0x0713\r
+__if1msk0  ; overlay symbol      ;000714\r
+IF1MSK0    .equ 0x0714\r
+__if1msk10  ; overlay symbol      ;000714\r
+IF1MSK10    .equ 0x0714\r
+__if1msk1l0   .res.b 1             ;000714\r
+IF1MSK1L0    .equ 0x0714\r
+__if1msk1h0   .res.b 1             ;000715\r
+IF1MSK1H0    .equ 0x0715\r
+__if1msk20  ; overlay symbol      ;000716\r
+IF1MSK20    .equ 0x0716\r
+__if1msk2l0   .res.b 1             ;000716\r
+IF1MSK2L0    .equ 0x0716\r
+__if1msk2h0   .res.b 1             ;000717\r
+IF1MSK2H0    .equ 0x0717\r
+__if1arb0  ; overlay symbol      ;000718\r
+IF1ARB0    .equ 0x0718\r
+__if1arb10  ; overlay symbol      ;000718\r
+IF1ARB10    .equ 0x0718\r
+__if1arb1l0   .res.b 1             ;000718\r
+IF1ARB1L0    .equ 0x0718\r
+__if1arb1h0   .res.b 1             ;000719\r
+IF1ARB1H0    .equ 0x0719\r
+__if1arb20  ; overlay symbol      ;00071A\r
+IF1ARB20    .equ 0x071A\r
+__if1arb2l0   .res.b 1             ;00071A\r
+IF1ARB2L0    .equ 0x071A\r
+__if1arb2h0   .res.b 1             ;00071B\r
+IF1ARB2H0    .equ 0x071B\r
+__if1mctr0  ; overlay symbol      ;00071C\r
+IF1MCTR0    .equ 0x071C\r
+__if1mctrl0   .res.b 1             ;00071C\r
+IF1MCTRL0    .equ 0x071C\r
+__if1mctrh0   .res.b 1             ;00071D\r
+IF1MCTRH0    .equ 0x071D\r
+__if1dta0  ; overlay symbol      ;00071E\r
+IF1DTA0    .equ 0x071E\r
+__if1dta10  ; overlay symbol      ;00071E\r
+IF1DTA10    .equ 0x071E\r
+__if1dta1l0   .res.b 1             ;00071E\r
+IF1DTA1L0    .equ 0x071E\r
+__if1dta1h0   .res.b 1             ;00071F\r
+IF1DTA1H0    .equ 0x071F\r
+__if1dta20  ; overlay symbol      ;000720\r
+IF1DTA20    .equ 0x0720\r
+__if1dta2l0   .res.b 1             ;000720\r
+IF1DTA2L0    .equ 0x0720\r
+__if1dta2h0   .res.b 1             ;000721\r
+IF1DTA2H0    .equ 0x0721\r
+__if1dtb0  ; overlay symbol      ;000722\r
+IF1DTB0    .equ 0x0722\r
+__if1dtb10  ; overlay symbol      ;000722\r
+IF1DTB10    .equ 0x0722\r
+__if1dtb1l0   .res.b 1             ;000722\r
+IF1DTB1L0    .equ 0x0722\r
+__if1dtb1h0   .res.b 1             ;000723\r
+IF1DTB1H0    .equ 0x0723\r
+__if1dtb20  ; overlay symbol      ;000724\r
+IF1DTB20    .equ 0x0724\r
+__if1dtb2l0   .res.b 1             ;000724\r
+IF1DTB2L0    .equ 0x0724\r
+__if1dtb2h0   .res.b 1             ;000725\r
+IF1DTB2H0    .equ 0x0725\r
+ .org 0x000740\r
+__if2creq0  ; overlay symbol      ;000740\r
+IF2CREQ0    .equ 0x0740\r
+__if2creql0   .res.b 1             ;000740\r
+IF2CREQL0    .equ 0x0740\r
+__if2creqh0   .res.b 1             ;000741\r
+IF2CREQH0    .equ 0x0741\r
+__if2cmsk0  ; overlay symbol      ;000742\r
+IF2CMSK0    .equ 0x0742\r
+__if2cmskl0   .res.b 1             ;000742\r
+IF2CMSKL0    .equ 0x0742\r
+__if2cmskh0   .res.b 1             ;000743\r
+IF2CMSKH0    .equ 0x0743\r
+__if2msk0  ; overlay symbol      ;000744\r
+IF2MSK0    .equ 0x0744\r
+__if2msk10  ; overlay symbol      ;000744\r
+IF2MSK10    .equ 0x0744\r
+__if2msk1l0   .res.b 1             ;000744\r
+IF2MSK1L0    .equ 0x0744\r
+__if2msk1h0   .res.b 1             ;000745\r
+IF2MSK1H0    .equ 0x0745\r
+__if2msk20  ; overlay symbol      ;000746\r
+IF2MSK20    .equ 0x0746\r
+__if2msk2l0   .res.b 1             ;000746\r
+IF2MSK2L0    .equ 0x0746\r
+__if2msk2h0   .res.b 1             ;000747\r
+IF2MSK2H0    .equ 0x0747\r
+__if2arb0  ; overlay symbol      ;000748\r
+IF2ARB0    .equ 0x0748\r
+__if2arb10  ; overlay symbol      ;000748\r
+IF2ARB10    .equ 0x0748\r
+__if2arb1l0   .res.b 1             ;000748\r
+IF2ARB1L0    .equ 0x0748\r
+__if2arb1h0   .res.b 1             ;000749\r
+IF2ARB1H0    .equ 0x0749\r
+__if2arb20  ; overlay symbol      ;00074A\r
+IF2ARB20    .equ 0x074A\r
+__if2arb2l0   .res.b 1             ;00074A\r
+IF2ARB2L0    .equ 0x074A\r
+__if2arb2h0   .res.b 1             ;00074B\r
+IF2ARB2H0    .equ 0x074B\r
+__if2mctr0  ; overlay symbol      ;00074C\r
+IF2MCTR0    .equ 0x074C\r
+__if2mctrl0   .res.b 1             ;00074C\r
+IF2MCTRL0    .equ 0x074C\r
+__if2mctrh0   .res.b 1             ;00074D\r
+IF2MCTRH0    .equ 0x074D\r
+__if2dta0  ; overlay symbol      ;00074E\r
+IF2DTA0    .equ 0x074E\r
+__if2dta10  ; overlay symbol      ;00074E\r
+IF2DTA10    .equ 0x074E\r
+__if2dta1l0   .res.b 1             ;00074E\r
+IF2DTA1L0    .equ 0x074E\r
+__if2dta1h0   .res.b 1             ;00074F\r
+IF2DTA1H0    .equ 0x074F\r
+__if2dta20  ; overlay symbol      ;000750\r
+IF2DTA20    .equ 0x0750\r
+__if2dta2l0   .res.b 1             ;000750\r
+IF2DTA2L0    .equ 0x0750\r
+__if2dta2h0   .res.b 1             ;000751\r
+IF2DTA2H0    .equ 0x0751\r
+__if2dtb0  ; overlay symbol      ;000752\r
+IF2DTB0    .equ 0x0752\r
+__if2dtb10  ; overlay symbol      ;000752\r
+IF2DTB10    .equ 0x0752\r
+__if2dtb1l0   .res.b 1             ;000752\r
+IF2DTB1L0    .equ 0x0752\r
+__if2dtb1h0   .res.b 1             ;000753\r
+IF2DTB1H0    .equ 0x0753\r
+__if2dtb20  ; overlay symbol      ;000754\r
+IF2DTB20    .equ 0x0754\r
+__if2dtb2l0   .res.b 1             ;000754\r
+IF2DTB2L0    .equ 0x0754\r
+__if2dtb2h0   .res.b 1             ;000755\r
+IF2DTB2H0    .equ 0x0755\r
+ .org 0x000780\r
+__treqr0  ; overlay symbol      ;000780\r
+TREQR0    .equ 0x0780\r
+__treqr10  ; overlay symbol      ;000780\r
+TREQR10    .equ 0x0780\r
+__treqr1l0   .res.b 1             ;000780\r
+TREQR1L0    .equ 0x0780\r
+__treqr1h0   .res.b 1             ;000781\r
+TREQR1H0    .equ 0x0781\r
+__treqr20  ; overlay symbol      ;000782\r
+TREQR20    .equ 0x0782\r
+__treqr2l0   .res.b 1             ;000782\r
+TREQR2L0    .equ 0x0782\r
+__treqr2h0   .res.b 1             ;000783\r
+TREQR2H0    .equ 0x0783\r
+ .org 0x000790\r
+__newdt0  ; overlay symbol      ;000790\r
+NEWDT0    .equ 0x0790\r
+__newdt10  ; overlay symbol      ;000790\r
+NEWDT10    .equ 0x0790\r
+__newdt1l0   .res.b 1             ;000790\r
+NEWDT1L0    .equ 0x0790\r
+__newdt1h0   .res.b 1             ;000791\r
+NEWDT1H0    .equ 0x0791\r
+__newdt20  ; overlay symbol      ;000792\r
+NEWDT20    .equ 0x0792\r
+__newdt2l0   .res.b 1             ;000792\r
+NEWDT2L0    .equ 0x0792\r
+__newdt2h0   .res.b 1             ;000793\r
+NEWDT2H0    .equ 0x0793\r
+ .org 0x0007A0\r
+__intpnd0  ; overlay symbol      ;0007A0\r
+INTPND0    .equ 0x07A0\r
+__intpnd10  ; overlay symbol      ;0007A0\r
+INTPND10    .equ 0x07A0\r
+__intpnd1l0   .res.b 1             ;0007A0\r
+INTPND1L0    .equ 0x07A0\r
+__intpnd1h0   .res.b 1             ;0007A1\r
+INTPND1H0    .equ 0x07A1\r
+__intpnd20  ; overlay symbol      ;0007A2\r
+INTPND20    .equ 0x07A2\r
+__intpnd2l0   .res.b 1             ;0007A2\r
+INTPND2L0    .equ 0x07A2\r
+__intpnd2h0   .res.b 1             ;0007A3\r
+INTPND2H0    .equ 0x07A3\r
+ .org 0x0007B0\r
+__msgval0  ; overlay symbol      ;0007B0\r
+MSGVAL0    .equ 0x07B0\r
+__msgval10  ; overlay symbol      ;0007B0\r
+MSGVAL10    .equ 0x07B0\r
+__msgval1l0   .res.b 1             ;0007B0\r
+MSGVAL1L0    .equ 0x07B0\r
+__msgval1h0   .res.b 1             ;0007B1\r
+MSGVAL1H0    .equ 0x07B1\r
+__msgval20  ; overlay symbol      ;0007B2\r
+MSGVAL20    .equ 0x07B2\r
+__msgval2l0   .res.b 1             ;0007B2\r
+MSGVAL2L0    .equ 0x07B2\r
+__msgval2h0   .res.b 1             ;0007B3\r
+MSGVAL2H0    .equ 0x07B3\r
+ .org 0x0007CE\r
+__coer0   .res.b 1             ;0007CE\r
+COER0    .equ 0x07CE\r
+ .org 0x000800\r
+__ctrlr1  ; overlay symbol      ;000800\r
+CTRLR1    .equ 0x0800\r
+__ctrlrl1   .res.b 1             ;000800\r
+CTRLRL1    .equ 0x0800\r
+__ctrlrh1   .res.b 1             ;000801\r
+CTRLRH1    .equ 0x0801\r
+__statr1  ; overlay symbol      ;000802\r
+STATR1    .equ 0x0802\r
+__statrl1   .res.b 1             ;000802\r
+STATRL1    .equ 0x0802\r
+__statrh1   .res.b 1             ;000803\r
+STATRH1    .equ 0x0803\r
+__errcnt1  ; overlay symbol      ;000804\r
+ERRCNT1    .equ 0x0804\r
+__errcntl1   .res.b 1             ;000804\r
+ERRCNTL1    .equ 0x0804\r
+__errcnth1   .res.b 1             ;000805\r
+ERRCNTH1    .equ 0x0805\r
+__btr1  ; overlay symbol      ;000806\r
+BTR1    .equ 0x0806\r
+__btrl1   .res.b 1             ;000806\r
+BTRL1    .equ 0x0806\r
+__btrh1   .res.b 1             ;000807\r
+BTRH1    .equ 0x0807\r
+__intr1  ; overlay symbol      ;000808\r
+INTR1    .equ 0x0808\r
+__intrl1   .res.b 1             ;000808\r
+INTRL1    .equ 0x0808\r
+__intrh1   .res.b 1             ;000809\r
+INTRH1    .equ 0x0809\r
+__testr1  ; overlay symbol      ;00080A\r
+TESTR1    .equ 0x080A\r
+__testrl1   .res.b 1             ;00080A\r
+TESTRL1    .equ 0x080A\r
+__testrh1   .res.b 1             ;00080B\r
+TESTRH1    .equ 0x080B\r
+__brper1  ; overlay symbol      ;00080C\r
+BRPER1    .equ 0x080C\r
+__brperl1   .res.b 1             ;00080C\r
+BRPERL1    .equ 0x080C\r
+__brperh1   .res.b 1             ;00080D\r
+BRPERH1    .equ 0x080D\r
+ .org 0x000810\r
+__if1creq1  ; overlay symbol      ;000810\r
+IF1CREQ1    .equ 0x0810\r
+__if1creql1   .res.b 1             ;000810\r
+IF1CREQL1    .equ 0x0810\r
+__if1creqh1   .res.b 1             ;000811\r
+IF1CREQH1    .equ 0x0811\r
+__if1cmsk1  ; overlay symbol      ;000812\r
+IF1CMSK1    .equ 0x0812\r
+__if1cmskl1   .res.b 1             ;000812\r
+IF1CMSKL1    .equ 0x0812\r
+__if1cmskh1   .res.b 1             ;000813\r
+IF1CMSKH1    .equ 0x0813\r
+__if1msk1  ; overlay symbol      ;000814\r
+IF1MSK1    .equ 0x0814\r
+__if1msk11  ; overlay symbol      ;000814\r
+IF1MSK11    .equ 0x0814\r
+__if1msk1l1   .res.b 1             ;000814\r
+IF1MSK1L1    .equ 0x0814\r
+__if1msk1h1   .res.b 1             ;000815\r
+IF1MSK1H1    .equ 0x0815\r
+__if1msk21  ; overlay symbol      ;000816\r
+IF1MSK21    .equ 0x0816\r
+__if1msk2l1   .res.b 1             ;000816\r
+IF1MSK2L1    .equ 0x0816\r
+__if1msk2h1   .res.b 1             ;000817\r
+IF1MSK2H1    .equ 0x0817\r
+__if1arb1  ; overlay symbol      ;000818\r
+IF1ARB1    .equ 0x0818\r
+__if1arb11  ; overlay symbol      ;000818\r
+IF1ARB11    .equ 0x0818\r
+__if1arb1l1   .res.b 1             ;000818\r
+IF1ARB1L1    .equ 0x0818\r
+__if1arb1h1   .res.b 1             ;000819\r
+IF1ARB1H1    .equ 0x0819\r
+__if1arb21  ; overlay symbol      ;00081A\r
+IF1ARB21    .equ 0x081A\r
+__if1arb2l1   .res.b 1             ;00081A\r
+IF1ARB2L1    .equ 0x081A\r
+__if1arb2h1   .res.b 1             ;00081B\r
+IF1ARB2H1    .equ 0x081B\r
+__if1mctr1  ; overlay symbol      ;00081C\r
+IF1MCTR1    .equ 0x081C\r
+__if1mctrl1   .res.b 1             ;00081C\r
+IF1MCTRL1    .equ 0x081C\r
+__if1mctrh1   .res.b 1             ;00081D\r
+IF1MCTRH1    .equ 0x081D\r
+__if1dta1  ; overlay symbol      ;00081E\r
+IF1DTA1    .equ 0x081E\r
+__if1dta11  ; overlay symbol      ;00081E\r
+IF1DTA11    .equ 0x081E\r
+__if1dta1l1   .res.b 1             ;00081E\r
+IF1DTA1L1    .equ 0x081E\r
+__if1dta1h1   .res.b 1             ;00081F\r
+IF1DTA1H1    .equ 0x081F\r
+__if1dta21  ; overlay symbol      ;000820\r
+IF1DTA21    .equ 0x0820\r
+__if1dta2l1   .res.b 1             ;000820\r
+IF1DTA2L1    .equ 0x0820\r
+__if1dta2h1   .res.b 1             ;000821\r
+IF1DTA2H1    .equ 0x0821\r
+__if1dtb1  ; overlay symbol      ;000822\r
+IF1DTB1    .equ 0x0822\r
+__if1dtb11  ; overlay symbol      ;000822\r
+IF1DTB11    .equ 0x0822\r
+__if1dtb1l1   .res.b 1             ;000822\r
+IF1DTB1L1    .equ 0x0822\r
+__if1dtb1h1   .res.b 1             ;000823\r
+IF1DTB1H1    .equ 0x0823\r
+__if1dtb21  ; overlay symbol      ;000824\r
+IF1DTB21    .equ 0x0824\r
+__if1dtb2l1   .res.b 1             ;000824\r
+IF1DTB2L1    .equ 0x0824\r
+__if1dtb2h1   .res.b 1             ;000825\r
+IF1DTB2H1    .equ 0x0825\r
+ .org 0x000840\r
+__if2creq1  ; overlay symbol      ;000840\r
+IF2CREQ1    .equ 0x0840\r
+__if2creql1   .res.b 1             ;000840\r
+IF2CREQL1    .equ 0x0840\r
+__if2creqh1   .res.b 1             ;000841\r
+IF2CREQH1    .equ 0x0841\r
+__if2cmsk1  ; overlay symbol      ;000842\r
+IF2CMSK1    .equ 0x0842\r
+__if2cmskl1   .res.b 1             ;000842\r
+IF2CMSKL1    .equ 0x0842\r
+__if2cmskh1   .res.b 1             ;000843\r
+IF2CMSKH1    .equ 0x0843\r
+__if2msk1  ; overlay symbol      ;000844\r
+IF2MSK1    .equ 0x0844\r
+__if2msk11  ; overlay symbol      ;000844\r
+IF2MSK11    .equ 0x0844\r
+__if2msk1l1   .res.b 1             ;000844\r
+IF2MSK1L1    .equ 0x0844\r
+__if2msk1h1   .res.b 1             ;000845\r
+IF2MSK1H1    .equ 0x0845\r
+__if2msk21  ; overlay symbol      ;000846\r
+IF2MSK21    .equ 0x0846\r
+__if2msk2l1   .res.b 1             ;000846\r
+IF2MSK2L1    .equ 0x0846\r
+__if2msk2h1   .res.b 1             ;000847\r
+IF2MSK2H1    .equ 0x0847\r
+__if2arb1  ; overlay symbol      ;000848\r
+IF2ARB1    .equ 0x0848\r
+__if2arb11  ; overlay symbol      ;000848\r
+IF2ARB11    .equ 0x0848\r
+__if2arb1l1   .res.b 1             ;000848\r
+IF2ARB1L1    .equ 0x0848\r
+__if2arb1h1   .res.b 1             ;000849\r
+IF2ARB1H1    .equ 0x0849\r
+__if2arb21  ; overlay symbol      ;00084A\r
+IF2ARB21    .equ 0x084A\r
+__if2arb2l1   .res.b 1             ;00084A\r
+IF2ARB2L1    .equ 0x084A\r
+__if2arb2h1   .res.b 1             ;00084B\r
+IF2ARB2H1    .equ 0x084B\r
+__if2mctr1  ; overlay symbol      ;00084C\r
+IF2MCTR1    .equ 0x084C\r
+__if2mctrl1   .res.b 1             ;00084C\r
+IF2MCTRL1    .equ 0x084C\r
+__if2mctrh1   .res.b 1             ;00084D\r
+IF2MCTRH1    .equ 0x084D\r
+__if2dta1  ; overlay symbol      ;00084E\r
+IF2DTA1    .equ 0x084E\r
+__if2dta11  ; overlay symbol      ;00084E\r
+IF2DTA11    .equ 0x084E\r
+__if2dta1l1   .res.b 1             ;00084E\r
+IF2DTA1L1    .equ 0x084E\r
+__if2dta1h1   .res.b 1             ;00084F\r
+IF2DTA1H1    .equ 0x084F\r
+__if2dta21  ; overlay symbol      ;000850\r
+IF2DTA21    .equ 0x0850\r
+__if2dta2l1   .res.b 1             ;000850\r
+IF2DTA2L1    .equ 0x0850\r
+__if2dta2h1   .res.b 1             ;000851\r
+IF2DTA2H1    .equ 0x0851\r
+__if2dtb1  ; overlay symbol      ;000852\r
+IF2DTB1    .equ 0x0852\r
+__if2dtb11  ; overlay symbol      ;000852\r
+IF2DTB11    .equ 0x0852\r
+__if2dtb1l1   .res.b 1             ;000852\r
+IF2DTB1L1    .equ 0x0852\r
+__if2dtb1h1   .res.b 1             ;000853\r
+IF2DTB1H1    .equ 0x0853\r
+__if2dtb21  ; overlay symbol      ;000854\r
+IF2DTB21    .equ 0x0854\r
+__if2dtb2l1   .res.b 1             ;000854\r
+IF2DTB2L1    .equ 0x0854\r
+__if2dtb2h1   .res.b 1             ;000855\r
+IF2DTB2H1    .equ 0x0855\r
+ .org 0x000880\r
+__treqr1  ; overlay symbol      ;000880\r
+TREQR1    .equ 0x0880\r
+__treqr11  ; overlay symbol      ;000880\r
+TREQR11    .equ 0x0880\r
+__treqr1l1   .res.b 1             ;000880\r
+TREQR1L1    .equ 0x0880\r
+__treqr1h1   .res.b 1             ;000881\r
+TREQR1H1    .equ 0x0881\r
+__treqr21  ; overlay symbol      ;000882\r
+TREQR21    .equ 0x0882\r
+__treqr2l1   .res.b 1             ;000882\r
+TREQR2L1    .equ 0x0882\r
+__treqr2h1   .res.b 1             ;000883\r
+TREQR2H1    .equ 0x0883\r
+ .org 0x000890\r
+__newdt1  ; overlay symbol      ;000890\r
+NEWDT1    .equ 0x0890\r
+__newdt11  ; overlay symbol      ;000890\r
+NEWDT11    .equ 0x0890\r
+__newdt1l1   .res.b 1             ;000890\r
+NEWDT1L1    .equ 0x0890\r
+__newdt1h1   .res.b 1             ;000891\r
+NEWDT1H1    .equ 0x0891\r
+__newdt21  ; overlay symbol      ;000892\r
+NEWDT21    .equ 0x0892\r
+__newdt2l1   .res.b 1             ;000892\r
+NEWDT2L1    .equ 0x0892\r
+__newdt2h1   .res.b 1             ;000893\r
+NEWDT2H1    .equ 0x0893\r
+ .org 0x0008A0\r
+__intpnd1  ; overlay symbol      ;0008A0\r
+INTPND1    .equ 0x08A0\r
+__intpnd11  ; overlay symbol      ;0008A0\r
+INTPND11    .equ 0x08A0\r
+__intpnd1l1   .res.b 1             ;0008A0\r
+INTPND1L1    .equ 0x08A0\r
+__intpnd1h1   .res.b 1             ;0008A1\r
+INTPND1H1    .equ 0x08A1\r
+__intpnd21  ; overlay symbol      ;0008A2\r
+INTPND21    .equ 0x08A2\r
+__intpnd2l1   .res.b 1             ;0008A2\r
+INTPND2L1    .equ 0x08A2\r
+__intpnd2h1   .res.b 1             ;0008A3\r
+INTPND2H1    .equ 0x08A3\r
+ .org 0x0008B0\r
+__msgval1  ; overlay symbol      ;0008B0\r
+MSGVAL1    .equ 0x08B0\r
+__msgval11  ; overlay symbol      ;0008B0\r
+MSGVAL11    .equ 0x08B0\r
+__msgval1l1   .res.b 1             ;0008B0\r
+MSGVAL1L1    .equ 0x08B0\r
+__msgval1h1   .res.b 1             ;0008B1\r
+MSGVAL1H1    .equ 0x08B1\r
+__msgval21  ; overlay symbol      ;0008B2\r
+MSGVAL21    .equ 0x08B2\r
+__msgval2l1   .res.b 1             ;0008B2\r
+MSGVAL2L1    .equ 0x08B2\r
+__msgval2h1   .res.b 1             ;0008B3\r
+MSGVAL2H1    .equ 0x08B3\r
+ .org 0x0008CE\r
+__coer1   .res.b 1             ;0008CE\r
+COER1    .equ 0x08CE\r
+\r
+\r
+ .end\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/mb96348hs.h b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/mb96348hs.h
new file mode 100644 (file)
index 0000000..8803c23
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/mb96348hs.h
@@ -0,0 +1,23746 @@
+/* FFMC-16 IO-MAP HEADER FILE                                                */\r
+/* ==========================                                                */\r
+/* SOFTUNE WORKBENCH FORMAT                                                  */\r
+/* C-DEFINITIONS FOR IO-SYMBOLS                                              */\r
+/* CREATED BY IO-WIZARD V2.27                                                */\r
+/* $Id: mb96348hs.h,v 1.7 2007/09/20 14:23:33 mwilla Exp $ */\r
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/* ************************************************************************* */\r
+/*               FUJITSU MICROELECTRONICS EUROPE GMBH                        */\r
+/*               Pittlerstrasse 47, 63225 Langen, Germany                    */\r
+/*               Tel.:++49/6103/690-0,Fax - 122                              */\r
+/*                                                                           */\r
+/* The following software is for demonstration purposes only.                */\r
+/* It is not fully tested, nor validated in order to fullfill                */\r
+/* its task under all circumstances. Therefore, this software                */\r
+/* or any part of it must only be used in an evaluation                      */\r
+/* laboratory environment.                                                   */\r
+/* This software is subject to the rules of our standard                     */\r
+/* DISCLAIMER, that is delivered with our SW-tools on the CD or DVD          */\r
+/* "Micros Documentation & Software" (V3.4 or later) or                      */\r
+/* see our Internet Page -                                                   */\r
+/* http://emea.fujitsu.com/microelectronics                                  */\r
+/* ************************************************************************* */\r
+/*                                                                           */\r
+/* NOTE:                                                                     */\r
+/*                                                                           */\r
+/* This header-file covers all features of the chip MB96F348HS.              */\r
+/*                                                                           */\r
+/*                                                                           */\r
+/* ----------------------------------------------------------------------    */\r
+/* History:                                                                  */\r
+/* Date        Version  Author  Description                                  */\r
+/* 22.12.2006   1.0     PHu     Initial Release: derived from headerfile of  */\r
+/*                              MB96348RS and added Satellite Flash, removed */\r
+/*                              RTC, Clock Calibration, LIN-USART7-9         */\r
+/* 16.01.2007   1.1     PHu     Add 32-bit access names for CAN where        */\r
+/*                              appropriate                                  */\r
+/* 09.02.2007   1.3     PHu     skip version 1.2 to be in line with CVS      */\r
+/*                              numbering                                    */\r
+/*                              correct addresses of LIN-UART3 registers     */\r
+/*                              allow only 16 bit access for the ADSR        */\r
+/* 12.04.2007   1.4     Mef     Added Voltage Regulator Control Register     */\r
+/*                              Added RD19V bit in Flash Memory Control      */\r
+/*                              Status Register                              */\r
+/* 03.05.2007   1.5     Mef     Added LIN USART 7,8,9                        */\r
+/* 15.05.2007   1.6     Mef     Added RTC                                    */\r
+/* 20.09.2007   1.7     MWi     Completely revised version                   */\r
+\r
+\r
+#ifndef   __MB96XXX_H\r
+#  define __MB96XXX_H\r
+/*\r
+- Please define __IO_NEAR in LARGE and COMPACT memory model, if the default\r
+  data bank (DTB) is 00. This will result in better performance in these\r
+  models.\r
+- Please define __IO_FAR in SMALL and MEDIUM memory model, if the default\r
+  data bank (DTB) is other than 00. This might be the case in systems with\r
+  external RAM, which are not using internal RAM as default data area.\r
+- Please define neither __IO_NEAR nor __IO_FAR in all other cases. This\r
+  will work with almost all configurations.\r
+*/\r
+\r
+#  ifdef  __IO_NEAR\r
+#    ifdef  __IO_FAR\r
+#      error __IO_NEAR and __IO_FAR must not be defined at the same time\r
+#    else\r
+#      define ___IOWIDTH __near\r
+#    endif\r
+#  else\r
+#    ifdef __IO_FAR\r
+#      define ___IOWIDTH __far\r
+#    else                               /* specified by memory model */\r
+#      define ___IOWIDTH\r
+#    endif\r
+#  endif\r
+#  ifdef  __IO_DEFINE\r
+#    define __IO_EXTERN\r
+#    define __IO_EXTENDED volatile ___IOWIDTH\r
+#  else\r
+#    define __IO_EXTERN   extern      /* for data, which can have __io */\r
+#    define __IO_EXTENDED extern volatile ___IOWIDTH\r
+#  endif\r
+\r
+typedef unsigned char          IO_BYTE;\r
+typedef unsigned short         IO_WORD;\r
+typedef unsigned long          IO_LWORD;\r
+typedef const unsigned short   IO_WORD_READ;\r
+\r
+/* REGISTER BIT STRUCTURES */\r
+\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE _P2 :1;\r
+    IO_BYTE _P3 :1;\r
+    IO_BYTE _P4 :1;\r
+    IO_BYTE _P5 :1;\r
+    IO_BYTE _P6 :1;\r
+    IO_BYTE _P7 :1;\r
+  }bit;\r
+ }PDR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _P0 :1;\r
+    IO_BYTE _P1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PDR10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _resv :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _S10 :1;\r
+    IO_WORD _MD0 :1;\r
+    IO_WORD _MD1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _STRT :1;\r
+    IO_WORD _STS0 :1;\r
+    IO_WORD _STS1 :1;\r
+    IO_WORD _PAUS :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _INT :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :6;\r
+    IO_WORD _MD :2;\r
+    IO_WORD :2;\r
+    IO_WORD _STS :2;\r
+  }bitc;\r
+ }ADCSSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _resv :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _S10 :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }ADCSLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _STRT :1;\r
+    IO_BYTE _STS0 :1;\r
+    IO_BYTE _STS1 :1;\r
+    IO_BYTE _PAUS :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _INT :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _STS :2;\r
+  }bitc;\r
+ }ADCSHSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :10;\r
+  }bitc;\r
+ }ADCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }ADCRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D8 :1;\r
+    IO_BYTE _D9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ADCRHSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ANE0 :1;\r
+    IO_WORD _ANE1 :1;\r
+    IO_WORD _ANE2 :1;\r
+    IO_WORD _ANE3 :1;\r
+    IO_WORD _ANE4 :1;\r
+    IO_WORD _ANS0 :1;\r
+    IO_WORD _ANS1 :1;\r
+    IO_WORD _ANS2 :1;\r
+    IO_WORD _ANS3 :1;\r
+    IO_WORD _ANS4 :1;\r
+    IO_WORD _CT0 :1;\r
+    IO_WORD _CT1 :1;\r
+    IO_WORD _CT2 :1;\r
+    IO_WORD _ST0 :1;\r
+    IO_WORD _ST1 :1;\r
+    IO_WORD _ST2 :1;\r
+  }bit;\r
+ }ADSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADSEL :1;\r
+    IO_BYTE _HSEL :1;\r
+    IO_BYTE _LSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ADECRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _T0 :1;\r
+    IO_WORD _T1 :1;\r
+    IO_WORD _T2 :1;\r
+    IO_WORD _T3 :1;\r
+    IO_WORD _T4 :1;\r
+    IO_WORD _T5 :1;\r
+    IO_WORD _T6 :1;\r
+    IO_WORD _T7 :1;\r
+    IO_WORD _T8 :1;\r
+    IO_WORD _T9 :1;\r
+    IO_WORD _T10 :1;\r
+    IO_WORD _T11 :1;\r
+    IO_WORD _T12 :1;\r
+    IO_WORD _T13 :1;\r
+    IO_WORD _T14 :1;\r
+    IO_WORD _T15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _T :16;\r
+  }bitc;\r
+ }TCDT0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CLK0 :1;\r
+    IO_WORD _CLK1 :1;\r
+    IO_WORD _CLK2 :1;\r
+    IO_WORD _CLR :1;\r
+    IO_WORD _MODE :1;\r
+    IO_WORD _STOP :1;\r
+    IO_WORD _IVFE :1;\r
+    IO_WORD _IVF :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD _ECKE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CLK :3;\r
+  }bitc;\r
+ }TCCS0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CLK0 :1;\r
+    IO_BYTE _CLK1 :1;\r
+    IO_BYTE _CLK2 :1;\r
+    IO_BYTE _CLR :1;\r
+    IO_BYTE _MODE :1;\r
+    IO_BYTE _STOP :1;\r
+    IO_BYTE _IVFE :1;\r
+    IO_BYTE _IVF :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CLK :3;\r
+  }bitc;\r
+ }TCCSL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE _ECKE :1;\r
+  }bit;\r
+ }TCCSH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _T0 :1;\r
+    IO_WORD _T1 :1;\r
+    IO_WORD _T2 :1;\r
+    IO_WORD _T3 :1;\r
+    IO_WORD _T4 :1;\r
+    IO_WORD _T5 :1;\r
+    IO_WORD _T6 :1;\r
+    IO_WORD _T7 :1;\r
+    IO_WORD _T8 :1;\r
+    IO_WORD _T9 :1;\r
+    IO_WORD _T10 :1;\r
+    IO_WORD _T11 :1;\r
+    IO_WORD _T12 :1;\r
+    IO_WORD _T13 :1;\r
+    IO_WORD _T14 :1;\r
+    IO_WORD _T15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _T :16;\r
+  }bitc;\r
+ }TCDT1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CLK0 :1;\r
+    IO_WORD _CLK1 :1;\r
+    IO_WORD _CLK2 :1;\r
+    IO_WORD _CLR :1;\r
+    IO_WORD _MODE :1;\r
+    IO_WORD _STOP :1;\r
+    IO_WORD _IVFE :1;\r
+    IO_WORD _IVF :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD _ECKE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CLK :3;\r
+  }bitc;\r
+ }TCCS1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CLK0 :1;\r
+    IO_BYTE _CLK1 :1;\r
+    IO_BYTE _CLK2 :1;\r
+    IO_BYTE _CLR :1;\r
+    IO_BYTE _MODE :1;\r
+    IO_BYTE _STOP :1;\r
+    IO_BYTE _IVFE :1;\r
+    IO_BYTE _IVF :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CLK :3;\r
+  }bitc;\r
+ }TCCSL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE _ECKE :1;\r
+  }bit;\r
+ }TCCSH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CST0 :1;\r
+    IO_BYTE _CST1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICE0 :1;\r
+    IO_BYTE _ICE1 :1;\r
+    IO_BYTE _ICP0 :1;\r
+    IO_BYTE _ICP1 :1;\r
+  }bit;\r
+ }OCS0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OTD0 :1;\r
+    IO_BYTE _OTD1 :1;\r
+    IO_BYTE _OTE0 :1;\r
+    IO_BYTE _OTE1 :1;\r
+    IO_BYTE _CMOD0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CMOD1 :1;\r
+  }bit;\r
+ }OCS1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CST2 :1;\r
+    IO_BYTE _CST3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICE2 :1;\r
+    IO_BYTE _ICE3 :1;\r
+    IO_BYTE _ICP2 :1;\r
+    IO_BYTE _ICP3 :1;\r
+  }bit;\r
+ }OCS2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OTD2 :1;\r
+    IO_BYTE _OTD3 :1;\r
+    IO_BYTE _OTE2 :1;\r
+    IO_BYTE _OTE3 :1;\r
+    IO_BYTE _CMOD0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CMOD1 :1;\r
+  }bit;\r
+ }OCS3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CST4 :1;\r
+    IO_BYTE _CST5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICE4 :1;\r
+    IO_BYTE _ICE5 :1;\r
+    IO_BYTE _ICP4 :1;\r
+    IO_BYTE _ICP5 :1;\r
+  }bit;\r
+ }OCS4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OTD4 :1;\r
+    IO_BYTE _OTD5 :1;\r
+    IO_BYTE _OTE4 :1;\r
+    IO_BYTE _OTE5 :1;\r
+    IO_BYTE _CMOD0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CMOD1 :1;\r
+  }bit;\r
+ }OCS5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CST6 :1;\r
+    IO_BYTE _CST7 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICE6 :1;\r
+    IO_BYTE _ICE7 :1;\r
+    IO_BYTE _ICP6 :1;\r
+    IO_BYTE _ICP7 :1;\r
+  }bit;\r
+ }OCS6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OTD6 :1;\r
+    IO_BYTE _OTD7 :1;\r
+    IO_BYTE _OTE6 :1;\r
+    IO_BYTE _OTE7 :1;\r
+    IO_BYTE _CMOD0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CMOD1 :1;\r
+  }bit;\r
+ }OCS7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C00 :1;\r
+    IO_WORD _C01 :1;\r
+    IO_WORD _C02 :1;\r
+    IO_WORD _C03 :1;\r
+    IO_WORD _C04 :1;\r
+    IO_WORD _C05 :1;\r
+    IO_WORD _C06 :1;\r
+    IO_WORD _C07 :1;\r
+    IO_WORD _C08 :1;\r
+    IO_WORD _C09 :1;\r
+    IO_WORD _C10 :1;\r
+    IO_WORD _C11 :1;\r
+    IO_WORD _C12 :1;\r
+    IO_WORD _C13 :1;\r
+    IO_WORD _C14 :1;\r
+    IO_WORD _C15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C0 :16;\r
+  }bitc;\r
+ }OCCP7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EG00 :1;\r
+    IO_BYTE _EG01 :1;\r
+    IO_BYTE _EG10 :1;\r
+    IO_BYTE _EG11 :1;\r
+    IO_BYTE _ICE0 :1;\r
+    IO_BYTE _ICE1 :1;\r
+    IO_BYTE _ICP0 :1;\r
+    IO_BYTE _ICP1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EG0 :2;\r
+    IO_BYTE _EG1 :2;\r
+  }bitc;\r
+ }ICS01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IEI0 :1;\r
+    IO_BYTE _IEI1 :1;\r
+    IO_BYTE _ICUS0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICUS1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ICE01STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EG20 :1;\r
+    IO_BYTE _EG21 :1;\r
+    IO_BYTE _EG30 :1;\r
+    IO_BYTE _EG31 :1;\r
+    IO_BYTE _ICE2 :1;\r
+    IO_BYTE _ICE3 :1;\r
+    IO_BYTE _ICP2 :1;\r
+    IO_BYTE _ICP3 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EG2 :2;\r
+    IO_BYTE _EG3 :2;\r
+  }bitc;\r
+ }ICS23STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IEI2 :1;\r
+    IO_BYTE _IEI3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ICE23STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EG40 :1;\r
+    IO_BYTE _EG41 :1;\r
+    IO_BYTE _EG50 :1;\r
+    IO_BYTE _EG51 :1;\r
+    IO_BYTE _ICE4 :1;\r
+    IO_BYTE _ICE5 :1;\r
+    IO_BYTE _ICP4 :1;\r
+    IO_BYTE _ICP5 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EG4 :2;\r
+    IO_BYTE _EG5 :2;\r
+  }bitc;\r
+ }ICS45STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IEI4 :1;\r
+    IO_BYTE _IEI5 :1;\r
+    IO_BYTE _ICUS4 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICUS5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ICE45STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EG60 :1;\r
+    IO_BYTE _EG61 :1;\r
+    IO_BYTE _EG70 :1;\r
+    IO_BYTE _EG71 :1;\r
+    IO_BYTE _ICE6 :1;\r
+    IO_BYTE _ICE7 :1;\r
+    IO_BYTE _ICP6 :1;\r
+    IO_BYTE _ICP7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EG6 :2;\r
+    IO_BYTE _EG7 :2;\r
+  }bitc;\r
+ }ICS67STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IEI6 :1;\r
+    IO_BYTE _IEI7 :1;\r
+    IO_BYTE _ICUS6 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ICUS7 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ICE67STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _CP00 :1;\r
+    IO_WORD _CP01 :1;\r
+    IO_WORD _CP02 :1;\r
+    IO_WORD _CP03 :1;\r
+    IO_WORD _CP04 :1;\r
+    IO_WORD _CP05 :1;\r
+    IO_WORD _CP06 :1;\r
+    IO_WORD _CP07 :1;\r
+    IO_WORD _CP08 :1;\r
+    IO_WORD _CP09 :1;\r
+    IO_WORD _CP10 :1;\r
+    IO_WORD _CP11 :1;\r
+    IO_WORD _CP12 :1;\r
+    IO_WORD _CP13 :1;\r
+    IO_WORD _CP14 :1;\r
+    IO_WORD _CP15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _CP0 :16;\r
+  }bitc;\r
+ }IPCP7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP00 :1;\r
+    IO_BYTE _CP01 :1;\r
+    IO_BYTE _CP02 :1;\r
+    IO_BYTE _CP03 :1;\r
+    IO_BYTE _CP04 :1;\r
+    IO_BYTE _CP05 :1;\r
+    IO_BYTE _CP06 :1;\r
+    IO_BYTE _CP07 :1;\r
+  }bit;\r
+ }IPCPL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CP08 :1;\r
+    IO_BYTE _CP09 :1;\r
+    IO_BYTE _CP10 :1;\r
+    IO_BYTE _CP11 :1;\r
+    IO_BYTE _CP12 :1;\r
+    IO_BYTE _CP13 :1;\r
+    IO_BYTE _CP14 :1;\r
+    IO_BYTE _CP15 :1;\r
+  }bit;\r
+ }IPCPH7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE _EN4 :1;\r
+    IO_BYTE _EN5 :1;\r
+    IO_BYTE _EN6 :1;\r
+    IO_BYTE _EN7 :1;\r
+  }bit;\r
+ }ENIR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ER0 :1;\r
+    IO_BYTE _ER1 :1;\r
+    IO_BYTE _ER2 :1;\r
+    IO_BYTE _ER3 :1;\r
+    IO_BYTE _ER4 :1;\r
+    IO_BYTE _ER5 :1;\r
+    IO_BYTE _ER6 :1;\r
+    IO_BYTE _ER7 :1;\r
+  }bit;\r
+ }EIRR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _LA0 :1;\r
+    IO_WORD _LB0 :1;\r
+    IO_WORD _LA1 :1;\r
+    IO_WORD _LB1 :1;\r
+    IO_WORD _LA2 :1;\r
+    IO_WORD _LB2 :1;\r
+    IO_WORD _LA3 :1;\r
+    IO_WORD _LB3 :1;\r
+    IO_WORD _LA4 :1;\r
+    IO_WORD _LB4 :1;\r
+    IO_WORD _LA5 :1;\r
+    IO_WORD _LB5 :1;\r
+    IO_WORD _LA6 :1;\r
+    IO_WORD _LB6 :1;\r
+    IO_WORD _LA7 :1;\r
+    IO_WORD _LB7 :1;\r
+  }bit;\r
+ }ELVR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LA0 :1;\r
+    IO_BYTE _LB0 :1;\r
+    IO_BYTE _LA1 :1;\r
+    IO_BYTE _LB1 :1;\r
+    IO_BYTE _LA2 :1;\r
+    IO_BYTE _LB2 :1;\r
+    IO_BYTE _LA3 :1;\r
+    IO_BYTE _LB3 :1;\r
+  }bit;\r
+ }ELVRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LA4 :1;\r
+    IO_BYTE _LB4 :1;\r
+    IO_BYTE _LA5 :1;\r
+    IO_BYTE _LB5 :1;\r
+    IO_BYTE _LA6 :1;\r
+    IO_BYTE _LB6 :1;\r
+    IO_BYTE _LA7 :1;\r
+    IO_BYTE _LB7 :1;\r
+  }bit;\r
+ }ELVRH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN8 :1;\r
+    IO_BYTE _EN9 :1;\r
+    IO_BYTE _EN10 :1;\r
+    IO_BYTE _EN11 :1;\r
+    IO_BYTE _EN12 :1;\r
+    IO_BYTE _EN13 :1;\r
+    IO_BYTE _EN14 :1;\r
+    IO_BYTE _EN15 :1;\r
+  }bit;\r
+ }ENIR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ER8 :1;\r
+    IO_BYTE _ER9 :1;\r
+    IO_BYTE _ER10 :1;\r
+    IO_BYTE _ER11 :1;\r
+    IO_BYTE _ER12 :1;\r
+    IO_BYTE _ER13 :1;\r
+    IO_BYTE _ER14 :1;\r
+    IO_BYTE _ER15 :1;\r
+  }bit;\r
+ }EIRR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _LA8 :1;\r
+    IO_WORD _LB8 :1;\r
+    IO_WORD _LA9 :1;\r
+    IO_WORD _LB9 :1;\r
+    IO_WORD _LA10 :1;\r
+    IO_WORD _LB10 :1;\r
+    IO_WORD _LA11 :1;\r
+    IO_WORD _LB11 :1;\r
+    IO_WORD _LA12 :1;\r
+    IO_WORD _LB12 :1;\r
+    IO_WORD _LA13 :1;\r
+    IO_WORD _LB13 :1;\r
+    IO_WORD _LA14 :1;\r
+    IO_WORD _LB14 :1;\r
+    IO_WORD _LA15 :1;\r
+    IO_WORD _LB15 :1;\r
+  }bit;\r
+ }ELVR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LA8 :1;\r
+    IO_BYTE _LB8 :1;\r
+    IO_BYTE _LA9 :1;\r
+    IO_BYTE _LB9 :1;\r
+    IO_BYTE _LA10 :1;\r
+    IO_BYTE _LB10 :1;\r
+    IO_BYTE _LA11 :1;\r
+    IO_BYTE _LB11 :1;\r
+  }bit;\r
+ }ELVRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LA12 :1;\r
+    IO_BYTE _LB12 :1;\r
+    IO_BYTE _LA13 :1;\r
+    IO_BYTE _LB13 :1;\r
+    IO_BYTE _LA14 :1;\r
+    IO_BYTE _LB14 :1;\r
+    IO_BYTE _LA15 :1;\r
+    IO_BYTE _LB15 :1;\r
+  }bit;\r
+ }ELVRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD _OUTL :1;\r
+    IO_WORD _OUTE :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE _OUTL :1;\r
+    IO_BYTE _OUTE :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD _OUTL :1;\r
+    IO_WORD _OUTE :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE _OUTL :1;\r
+    IO_BYTE _OUTE :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD _OUTL :1;\r
+    IO_WORD _OUTE :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE _OUTL :1;\r
+    IO_BYTE _OUTE :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD _OUTL :1;\r
+    IO_WORD _OUTE :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE _OUTL :1;\r
+    IO_BYTE _OUTE :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TRG :1;\r
+    IO_WORD _CNTE :1;\r
+    IO_WORD _UF :1;\r
+    IO_WORD _INTE :1;\r
+    IO_WORD _RELD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MOD0 :1;\r
+    IO_WORD _MOD1 :1;\r
+    IO_WORD _MOD2 :1;\r
+    IO_WORD _CSL0 :1;\r
+    IO_WORD _CSL1 :1;\r
+    IO_WORD _FSEL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :10;\r
+    IO_WORD _CSL :2;\r
+  }bitc;\r
+ }TMCSR6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TRG :1;\r
+    IO_BYTE _CNTE :1;\r
+    IO_BYTE _UF :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _RELD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MOD0 :1;\r
+  }bit;\r
+ }TMCSRL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MOD1 :1;\r
+    IO_BYTE _MOD2 :1;\r
+    IO_BYTE _CSL0 :1;\r
+    IO_BYTE _CSL1 :1;\r
+    IO_BYTE _FSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CSL :2;\r
+  }bitc;\r
+ }TMCSRH6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TSEL00 :1;\r
+    IO_WORD _TSEL01 :1;\r
+    IO_WORD _TSEL02 :1;\r
+    IO_WORD _TSEL03 :1;\r
+    IO_WORD _TSEL10 :1;\r
+    IO_WORD _TSEL11 :1;\r
+    IO_WORD _TSEL12 :1;\r
+    IO_WORD _TSEL13 :1;\r
+    IO_WORD _TSEL20 :1;\r
+    IO_WORD _TSEL21 :1;\r
+    IO_WORD _TSEL22 :1;\r
+    IO_WORD _TSEL23 :1;\r
+    IO_WORD _TSEL30 :1;\r
+    IO_WORD _TSEL31 :1;\r
+    IO_WORD _TSEL32 :1;\r
+    IO_WORD _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TSEL0 :4;\r
+    IO_WORD _TSEL1 :4;\r
+    IO_WORD _TSEL2 :4;\r
+    IO_WORD _TSEL3 :4;\r
+  }bitc;\r
+ }GCN10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL00 :1;\r
+    IO_BYTE _TSEL01 :1;\r
+    IO_BYTE _TSEL02 :1;\r
+    IO_BYTE _TSEL03 :1;\r
+    IO_BYTE _TSEL10 :1;\r
+    IO_BYTE _TSEL11 :1;\r
+    IO_BYTE _TSEL12 :1;\r
+    IO_BYTE _TSEL13 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL0 :4;\r
+    IO_BYTE _TSEL1 :4;\r
+  }bitc;\r
+ }GCN1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL20 :1;\r
+    IO_BYTE _TSEL21 :1;\r
+    IO_BYTE _TSEL22 :1;\r
+    IO_BYTE _TSEL23 :1;\r
+    IO_BYTE _TSEL30 :1;\r
+    IO_BYTE _TSEL31 :1;\r
+    IO_BYTE _TSEL32 :1;\r
+    IO_BYTE _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL2 :4;\r
+    IO_BYTE _TSEL3 :4;\r
+  }bitc;\r
+ }GCN1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CKSEL0 :1;\r
+    IO_WORD _CKSEL1 :1;\r
+    IO_WORD _CKSEL2 :1;\r
+    IO_WORD _CKSEL3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _EN :4;\r
+    IO_WORD :4;\r
+    IO_WORD _CKSEL :4;\r
+  }bitc;\r
+ }GCN20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EN :4;\r
+  }bitc;\r
+ }GCN2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE _CKSEL2 :1;\r
+    IO_BYTE _CKSEL3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :4;\r
+  }bitc;\r
+ }GCN2H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TSEL00 :1;\r
+    IO_WORD _TSEL01 :1;\r
+    IO_WORD _TSEL02 :1;\r
+    IO_WORD _TSEL03 :1;\r
+    IO_WORD _TSEL10 :1;\r
+    IO_WORD _TSEL11 :1;\r
+    IO_WORD _TSEL12 :1;\r
+    IO_WORD _TSEL13 :1;\r
+    IO_WORD _TSEL20 :1;\r
+    IO_WORD _TSEL21 :1;\r
+    IO_WORD _TSEL22 :1;\r
+    IO_WORD _TSEL23 :1;\r
+    IO_WORD _TSEL30 :1;\r
+    IO_WORD _TSEL31 :1;\r
+    IO_WORD _TSEL32 :1;\r
+    IO_WORD _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TSEL0 :4;\r
+    IO_WORD _TSEL1 :4;\r
+    IO_WORD _TSEL2 :4;\r
+    IO_WORD _TSEL3 :4;\r
+  }bitc;\r
+ }GCN11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL00 :1;\r
+    IO_BYTE _TSEL01 :1;\r
+    IO_BYTE _TSEL02 :1;\r
+    IO_BYTE _TSEL03 :1;\r
+    IO_BYTE _TSEL10 :1;\r
+    IO_BYTE _TSEL11 :1;\r
+    IO_BYTE _TSEL12 :1;\r
+    IO_BYTE _TSEL13 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL0 :4;\r
+    IO_BYTE _TSEL1 :4;\r
+  }bitc;\r
+ }GCN1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL20 :1;\r
+    IO_BYTE _TSEL21 :1;\r
+    IO_BYTE _TSEL22 :1;\r
+    IO_BYTE _TSEL23 :1;\r
+    IO_BYTE _TSEL30 :1;\r
+    IO_BYTE _TSEL31 :1;\r
+    IO_BYTE _TSEL32 :1;\r
+    IO_BYTE _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL2 :4;\r
+    IO_BYTE _TSEL3 :4;\r
+  }bitc;\r
+ }GCN1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CKSEL0 :1;\r
+    IO_WORD _CKSEL1 :1;\r
+    IO_WORD _CKSEL2 :1;\r
+    IO_WORD _CKSEL3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :8;\r
+    IO_WORD _CKSEL :4;\r
+  }bitc;\r
+ }GCN21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }GCN2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE _CKSEL2 :1;\r
+    IO_BYTE _CKSEL3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :4;\r
+  }bitc;\r
+ }GCN2H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADT :1;\r
+    IO_BYTE _GCA :1;\r
+    IO_BYTE _AAS :1;\r
+    IO_BYTE _TRX :1;\r
+    IO_BYTE _LRB :1;\r
+    IO_BYTE _AL :1;\r
+    IO_BYTE _RSC :1;\r
+    IO_BYTE _BB :1;\r
+  }bit;\r
+ }IBSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _GCAA :1;\r
+    IO_BYTE _ACK :1;\r
+    IO_BYTE _MSS :1;\r
+    IO_BYTE _SCC :1;\r
+    IO_BYTE _BEIE :1;\r
+    IO_BYTE _BER :1;\r
+  }bit;\r
+ }IBCR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TA0 :1;\r
+    IO_WORD _TA1 :1;\r
+    IO_WORD _TA2 :1;\r
+    IO_WORD _TA3 :1;\r
+    IO_WORD _TA4 :1;\r
+    IO_WORD _TA5 :1;\r
+    IO_WORD _TA6 :1;\r
+    IO_WORD _TA7 :1;\r
+    IO_WORD _TA8 :1;\r
+    IO_WORD _TA9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TA :10;\r
+  }bitc;\r
+ }ITBA0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TA0 :1;\r
+    IO_BYTE _TA1 :1;\r
+    IO_BYTE _TA2 :1;\r
+    IO_BYTE _TA3 :1;\r
+    IO_BYTE _TA4 :1;\r
+    IO_BYTE _TA5 :1;\r
+    IO_BYTE _TA6 :1;\r
+    IO_BYTE _TA7 :1;\r
+  }bit;\r
+ }ITBAL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TA8 :1;\r
+    IO_BYTE _TA9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ITBAH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TM0 :1;\r
+    IO_WORD _TM1 :1;\r
+    IO_WORD _TM2 :1;\r
+    IO_WORD _TM3 :1;\r
+    IO_WORD _TM4 :1;\r
+    IO_WORD _TM5 :1;\r
+    IO_WORD _TM6 :1;\r
+    IO_WORD _TM7 :1;\r
+    IO_WORD _TM8 :1;\r
+    IO_WORD _TM9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _RAL :1;\r
+    IO_WORD _ENTB :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TM :10;\r
+  }bitc;\r
+ }ITMK0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TM0 :1;\r
+    IO_BYTE _TM1 :1;\r
+    IO_BYTE _TM2 :1;\r
+    IO_BYTE _TM3 :1;\r
+    IO_BYTE _TM4 :1;\r
+    IO_BYTE _TM5 :1;\r
+    IO_BYTE _TM6 :1;\r
+    IO_BYTE _TM7 :1;\r
+  }bit;\r
+ }ITMKL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TM8 :1;\r
+    IO_BYTE _TM9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _RAL :1;\r
+    IO_BYTE _ENTB :1;\r
+  }bit;\r
+ }ITMKH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SA0 :1;\r
+    IO_BYTE _SA1 :1;\r
+    IO_BYTE _SA2 :1;\r
+    IO_BYTE _SA3 :1;\r
+    IO_BYTE _SA4 :1;\r
+    IO_BYTE _SA5 :1;\r
+    IO_BYTE _SA6 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SA :7;\r
+  }bitc;\r
+ }ISBA0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SM0 :1;\r
+    IO_BYTE _SM1 :1;\r
+    IO_BYTE _SM2 :1;\r
+    IO_BYTE _SM3 :1;\r
+    IO_BYTE _SM4 :1;\r
+    IO_BYTE _SM5 :1;\r
+    IO_BYTE _SM6 :1;\r
+    IO_BYTE _ENSB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SM :7;\r
+  }bitc;\r
+ }ISMK0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }IDAR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CS0 :1;\r
+    IO_BYTE _CS1 :1;\r
+    IO_BYTE _CS2 :1;\r
+    IO_BYTE _CS3 :1;\r
+    IO_BYTE _CS4 :1;\r
+    IO_BYTE _EN :1;\r
+    IO_BYTE _NSF :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CS :5;\r
+  }bitc;\r
+ }ICCR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADT :1;\r
+    IO_BYTE _GCA :1;\r
+    IO_BYTE _AAS :1;\r
+    IO_BYTE _TRX :1;\r
+    IO_BYTE _LRB :1;\r
+    IO_BYTE _AL :1;\r
+    IO_BYTE _RSC :1;\r
+    IO_BYTE _BB :1;\r
+  }bit;\r
+ }IBSR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _GCAA :1;\r
+    IO_BYTE _ACK :1;\r
+    IO_BYTE _MSS :1;\r
+    IO_BYTE _SCC :1;\r
+    IO_BYTE _BEIE :1;\r
+    IO_BYTE _BER :1;\r
+  }bit;\r
+ }IBCR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TA0 :1;\r
+    IO_WORD _TA1 :1;\r
+    IO_WORD _TA2 :1;\r
+    IO_WORD _TA3 :1;\r
+    IO_WORD _TA4 :1;\r
+    IO_WORD _TA5 :1;\r
+    IO_WORD _TA6 :1;\r
+    IO_WORD _TA7 :1;\r
+    IO_WORD _TA8 :1;\r
+    IO_WORD _TA9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TA :10;\r
+  }bitc;\r
+ }ITBA1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TA0 :1;\r
+    IO_BYTE _TA1 :1;\r
+    IO_BYTE _TA2 :1;\r
+    IO_BYTE _TA3 :1;\r
+    IO_BYTE _TA4 :1;\r
+    IO_BYTE _TA5 :1;\r
+    IO_BYTE _TA6 :1;\r
+    IO_BYTE _TA7 :1;\r
+  }bit;\r
+ }ITBAL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TA8 :1;\r
+    IO_BYTE _TA9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ITBAH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TM0 :1;\r
+    IO_WORD _TM1 :1;\r
+    IO_WORD _TM2 :1;\r
+    IO_WORD _TM3 :1;\r
+    IO_WORD _TM4 :1;\r
+    IO_WORD _TM5 :1;\r
+    IO_WORD _TM6 :1;\r
+    IO_WORD _TM7 :1;\r
+    IO_WORD _TM8 :1;\r
+    IO_WORD _TM9 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _RAL :1;\r
+    IO_WORD _ENTB :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TM :10;\r
+  }bitc;\r
+ }ITMK1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TM0 :1;\r
+    IO_BYTE _TM1 :1;\r
+    IO_BYTE _TM2 :1;\r
+    IO_BYTE _TM3 :1;\r
+    IO_BYTE _TM4 :1;\r
+    IO_BYTE _TM5 :1;\r
+    IO_BYTE _TM6 :1;\r
+    IO_BYTE _TM7 :1;\r
+  }bit;\r
+ }ITMKL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TM8 :1;\r
+    IO_BYTE _TM9 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _RAL :1;\r
+    IO_BYTE _ENTB :1;\r
+  }bit;\r
+ }ITMKH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SA0 :1;\r
+    IO_BYTE _SA1 :1;\r
+    IO_BYTE _SA2 :1;\r
+    IO_BYTE _SA3 :1;\r
+    IO_BYTE _SA4 :1;\r
+    IO_BYTE _SA5 :1;\r
+    IO_BYTE _SA6 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SA :7;\r
+  }bitc;\r
+ }ISBA1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SM0 :1;\r
+    IO_BYTE _SM1 :1;\r
+    IO_BYTE _SM2 :1;\r
+    IO_BYTE _SM3 :1;\r
+    IO_BYTE _SM4 :1;\r
+    IO_BYTE _SM5 :1;\r
+    IO_BYTE _SM6 :1;\r
+    IO_BYTE _ENSB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SM :7;\r
+  }bitc;\r
+ }ISMK1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }IDAR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CS0 :1;\r
+    IO_BYTE _CS1 :1;\r
+    IO_BYTE _CS2 :1;\r
+    IO_BYTE _CS3 :1;\r
+    IO_BYTE _CS4 :1;\r
+    IO_BYTE _EN :1;\r
+    IO_BYTE _NSF :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CS :5;\r
+  }bitc;\r
+ }ICCR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SE :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _BF :1;\r
+    IO_BYTE _BW :1;\r
+    IO_BYTE _IF :1;\r
+    IO_BYTE _BPD :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DMACS5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DTE0 :1;\r
+    IO_WORD _DTE1 :1;\r
+    IO_WORD _DTE2 :1;\r
+    IO_WORD _DTE3 :1;\r
+    IO_WORD _DTE4 :1;\r
+    IO_WORD _DTE5 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }DSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DTE0 :1;\r
+    IO_BYTE _DTE1 :1;\r
+    IO_BYTE _DTE2 :1;\r
+    IO_BYTE _DTE3 :1;\r
+    IO_BYTE _DTE4 :1;\r
+    IO_BYTE _DTE5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DSRLSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _STP0 :1;\r
+    IO_WORD _STP1 :1;\r
+    IO_WORD _STP2 :1;\r
+    IO_WORD _STP3 :1;\r
+    IO_WORD _STP4 :1;\r
+    IO_WORD _STP5 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }DSSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _STP0 :1;\r
+    IO_BYTE _STP1 :1;\r
+    IO_BYTE _STP2 :1;\r
+    IO_BYTE _STP3 :1;\r
+    IO_BYTE _STP4 :1;\r
+    IO_BYTE _STP5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DSSRLSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD _EN4 :1;\r
+    IO_WORD _EN5 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }DERSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE _EN4 :1;\r
+    IO_BYTE _EN5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DERLSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _IL0 :1;\r
+    IO_WORD _IL1 :1;\r
+    IO_WORD _IL2 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _IX0 :1;\r
+    IO_WORD _IX1 :1;\r
+    IO_WORD _IX2 :1;\r
+    IO_WORD _IX3 :1;\r
+    IO_WORD _IX4 :1;\r
+    IO_WORD _IX5 :1;\r
+    IO_WORD _IX6 :1;\r
+    IO_WORD _IX7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _IL :3;\r
+    IO_WORD :5;\r
+    IO_WORD _IX :8;\r
+  }bitc;\r
+ }ICRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _IL :3;\r
+  }bitc;\r
+ }ILRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IX0 :1;\r
+    IO_BYTE _IX1 :1;\r
+    IO_BYTE _IX2 :1;\r
+    IO_BYTE _IX3 :1;\r
+    IO_BYTE _IX4 :1;\r
+    IO_BYTE _IX5 :1;\r
+    IO_BYTE _IX6 :1;\r
+    IO_BYTE _IX7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _IX :8;\r
+  }bitc;\r
+ }IDXSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _TB10 :1;\r
+    IO_WORD _TB11 :1;\r
+    IO_WORD _TB12 :1;\r
+    IO_WORD _TB13 :1;\r
+    IO_WORD _TB14 :1;\r
+    IO_WORD _TB15 :1;\r
+    IO_WORD _TB16 :1;\r
+    IO_WORD _TB17 :1;\r
+    IO_WORD _TB18 :1;\r
+    IO_WORD _TB19 :1;\r
+    IO_WORD _TB20 :1;\r
+    IO_WORD _TB21 :1;\r
+    IO_WORD _TB22 :1;\r
+    IO_WORD _TB23 :1;\r
+  }bit;\r
+ }TBRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _TB10 :1;\r
+    IO_BYTE _TB11 :1;\r
+    IO_BYTE _TB12 :1;\r
+    IO_BYTE _TB13 :1;\r
+    IO_BYTE _TB14 :1;\r
+    IO_BYTE _TB15 :1;\r
+  }bit;\r
+ }TBRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TB16 :1;\r
+    IO_BYTE _TB17 :1;\r
+    IO_BYTE _TB18 :1;\r
+    IO_BYTE _TB19 :1;\r
+    IO_BYTE _TB20 :1;\r
+    IO_BYTE _TB21 :1;\r
+    IO_BYTE _TB22 :1;\r
+    IO_BYTE _TB23 :1;\r
+  }bit;\r
+ }TBRHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DIRRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _FLAG :1;\r
+    IO_BYTE _EN :1;\r
+    IO_BYTE _LEV :1;\r
+    IO_BYTE _INT9FIX :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }NMISTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _RSEL0 :1;\r
+    IO_WORD _RSEL1 :1;\r
+    IO_WORD _RSEL2 :1;\r
+    IO_WORD _RSEL3 :1;\r
+    IO_WORD _RSEL4 :1;\r
+    IO_WORD _RSEL5 :1;\r
+    IO_WORD _RSEL6 :1;\r
+    IO_WORD _RSEL7 :1;\r
+    IO_WORD _TSEL0 :1;\r
+    IO_WORD _TSEL1 :1;\r
+    IO_WORD _TSEL2 :1;\r
+    IO_WORD _TSEL3 :1;\r
+    IO_WORD _TSEL4 :1;\r
+    IO_WORD _TSEL5 :1;\r
+    IO_WORD _TSEL6 :1;\r
+    IO_WORD _TSEL7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _RSEL :8;\r
+    IO_WORD _TSEL :8;\r
+  }bitc;\r
+ }EDSU2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MI :1;\r
+    IO_BYTE _SZ0 :1;\r
+    IO_BYTE _SZ1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BS0 :1;\r
+    IO_BYTE _BS1 :1;\r
+    IO_BYTE _BS2 :1;\r
+    IO_BYTE _BS3 :1;\r
+  }bit;\r
+ }ROMMSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RINT :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _SEL0 :1;\r
+    IO_BYTE _SEL1 :1;\r
+    IO_BYTE _TINT :1;\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EN :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _SEL :2;\r
+  }bitc;\r
+ }EDSUSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _I0 :1;\r
+    IO_WORD _I1 :1;\r
+    IO_WORD _IE0 :1;\r
+    IO_WORD _IE1 :1;\r
+    IO_WORD _PE0 :1;\r
+    IO_WORD _PE1 :1;\r
+    IO_WORD _AR :1;\r
+    IO_WORD _AM :1;\r
+    IO_WORD _DMA :1;\r
+    IO_WORD _CPU :1;\r
+    IO_WORD _DATA :1;\r
+    IO_WORD _CODE :1;\r
+    IO_WORD _WORD :1;\r
+    IO_WORD _BYTE :1;\r
+    IO_WORD _WRITE :1;\r
+    IO_WORD _READ :1;\r
+  }bit;\r
+ }PFCS0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _I0 :1;\r
+    IO_WORD _I1 :1;\r
+    IO_WORD _IE0 :1;\r
+    IO_WORD _IE1 :1;\r
+    IO_WORD _PE0 :1;\r
+    IO_WORD _PE1 :1;\r
+    IO_WORD _AR :1;\r
+    IO_WORD _AM :1;\r
+    IO_WORD _DMA :1;\r
+    IO_WORD _CPU :1;\r
+    IO_WORD _DATA :1;\r
+    IO_WORD _CODE :1;\r
+    IO_WORD _WORD :1;\r
+    IO_WORD _BYTE :1;\r
+    IO_WORD _WRITE :1;\r
+    IO_WORD _READ :1;\r
+  }bit;\r
+ }PFCS1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _I0 :1;\r
+    IO_WORD _I1 :1;\r
+    IO_WORD _IE0 :1;\r
+    IO_WORD _IE1 :1;\r
+    IO_WORD _PE0 :1;\r
+    IO_WORD _PE1 :1;\r
+    IO_WORD _AR :1;\r
+    IO_WORD _AM :1;\r
+    IO_WORD _DMA :1;\r
+    IO_WORD _CPU :1;\r
+    IO_WORD _DATA :1;\r
+    IO_WORD _CODE :1;\r
+    IO_WORD _WORD :1;\r
+    IO_WORD _BYTE :1;\r
+    IO_WORD _WRITE :1;\r
+    IO_WORD _READ :1;\r
+  }bit;\r
+ }PFCS2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _I0 :1;\r
+    IO_WORD _I1 :1;\r
+    IO_WORD _IE0 :1;\r
+    IO_WORD _IE1 :1;\r
+    IO_WORD _PE0 :1;\r
+    IO_WORD _PE1 :1;\r
+    IO_WORD _AR :1;\r
+    IO_WORD _AM :1;\r
+    IO_WORD _DMA :1;\r
+    IO_WORD _CPU :1;\r
+    IO_WORD _DATA :1;\r
+    IO_WORD _CODE :1;\r
+    IO_WORD _WORD :1;\r
+    IO_WORD _BYTE :1;\r
+    IO_WORD _WRITE :1;\r
+    IO_WORD _READ :1;\r
+  }bit;\r
+ }PFCS3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA0 :1;\r
+    IO_BYTE _PFA1 :1;\r
+    IO_BYTE _PFA2 :1;\r
+    IO_BYTE _PFA3 :1;\r
+    IO_BYTE _PFA4 :1;\r
+    IO_BYTE _PFA5 :1;\r
+    IO_BYTE _PFA6 :1;\r
+    IO_BYTE _PFA7 :1;\r
+  }bit;\r
+ }PFAL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA8 :1;\r
+    IO_BYTE _PFA9 :1;\r
+    IO_BYTE _PFA10 :1;\r
+    IO_BYTE _PFA11 :1;\r
+    IO_BYTE _PFA12 :1;\r
+    IO_BYTE _PFA13 :1;\r
+    IO_BYTE _PFA14 :1;\r
+    IO_BYTE _PFA15 :1;\r
+  }bit;\r
+ }PFAM7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFA16 :1;\r
+    IO_BYTE _PFA17 :1;\r
+    IO_BYTE _PFA18 :1;\r
+    IO_BYTE _PFA19 :1;\r
+    IO_BYTE _PFA20 :1;\r
+    IO_BYTE _PFA21 :1;\r
+    IO_BYTE _PFA22 :1;\r
+    IO_BYTE _PFA23 :1;\r
+  }bit;\r
+ }PFAH7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH5STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PFD0 :1;\r
+    IO_WORD _PFD1 :1;\r
+    IO_WORD _PFD2 :1;\r
+    IO_WORD _PFD3 :1;\r
+    IO_WORD _PFD4 :1;\r
+    IO_WORD _PFD5 :1;\r
+    IO_WORD _PFD6 :1;\r
+    IO_WORD _PFD7 :1;\r
+    IO_WORD _PFD8 :1;\r
+    IO_WORD _PFD9 :1;\r
+    IO_WORD _PFD10 :1;\r
+    IO_WORD _PFD11 :1;\r
+    IO_WORD _PFD12 :1;\r
+    IO_WORD _PFD13 :1;\r
+    IO_WORD _PFD14 :1;\r
+    IO_WORD _PFD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PFD :16;\r
+  }bitc;\r
+ }PFD7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD0 :1;\r
+    IO_BYTE _PFD1 :1;\r
+    IO_BYTE _PFD2 :1;\r
+    IO_BYTE _PFD3 :1;\r
+    IO_BYTE _PFD4 :1;\r
+    IO_BYTE _PFD5 :1;\r
+    IO_BYTE _PFD6 :1;\r
+    IO_BYTE _PFD7 :1;\r
+  }bit;\r
+ }PFDL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PFD8 :1;\r
+    IO_BYTE _PFD9 :1;\r
+    IO_BYTE _PFD10 :1;\r
+    IO_BYTE _PFD11 :1;\r
+    IO_BYTE _PFD12 :1;\r
+    IO_BYTE _PFD13 :1;\r
+    IO_BYTE _PFD14 :1;\r
+    IO_BYTE _PFD15 :1;\r
+  }bit;\r
+ }PFDH7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RDY :1;\r
+    IO_BYTE _RDYINT :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _WE :1;\r
+    IO_BYTE _CRBE :1;\r
+    IO_BYTE _DRBE :1;\r
+    IO_BYTE _RD19V :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }MFMCSSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _FAWC0 :1;\r
+    IO_WORD _FAWC1 :1;\r
+    IO_WORD _FAWC2 :1;\r
+    IO_WORD _SYNC :1;\r
+    IO_WORD _ADS :1;\r
+    IO_WORD _CLKBW :1;\r
+    IO_WORD _WEXL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _ATDINIT :1;\r
+    IO_WORD _ATDL0 :1;\r
+    IO_WORD _ATDL1 :1;\r
+    IO_WORD _ATDEQD0 :1;\r
+    IO_WORD _ATDEQD1 :1;\r
+    IO_WORD _EQL0 :1;\r
+    IO_WORD _EQL1 :1;\r
+    IO_WORD _EQL2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _FAWC :3;\r
+    IO_WORD :6;\r
+    IO_WORD _ATDL :2;\r
+    IO_WORD _ATDEQD :2;\r
+    IO_WORD _EQL :3;\r
+  }bitc;\r
+ }MFMTCSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _FAWC0 :1;\r
+    IO_BYTE _FAWC1 :1;\r
+    IO_BYTE _FAWC2 :1;\r
+    IO_BYTE _SYNC :1;\r
+    IO_BYTE _ADS :1;\r
+    IO_BYTE _CLKBW :1;\r
+    IO_BYTE _WEXL :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _FAWC :3;\r
+  }bitc;\r
+ }MFMTCLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ATDINIT :1;\r
+    IO_BYTE _ATDL0 :1;\r
+    IO_BYTE _ATDL1 :1;\r
+    IO_BYTE _ATDEQD0 :1;\r
+    IO_BYTE _ATDEQD1 :1;\r
+    IO_BYTE _EQL0 :1;\r
+    IO_BYTE _EQL1 :1;\r
+    IO_BYTE _EQL2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :1;\r
+    IO_BYTE _ATDL :2;\r
+    IO_BYTE _ATDEQD :2;\r
+    IO_BYTE _EQL :3;\r
+  }bitc;\r
+ }MFMTCHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RDY :1;\r
+    IO_BYTE _RDYINT :1;\r
+    IO_BYTE _INTE :1;\r
+    IO_BYTE _WE :1;\r
+    IO_BYTE _CRBE :1;\r
+    IO_BYTE _DRBE :1;\r
+    IO_BYTE _RD19V :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }SFMCSSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _FAWC0 :1;\r
+    IO_WORD _FAWC1 :1;\r
+    IO_WORD _FAWC2 :1;\r
+    IO_WORD _SYNC :1;\r
+    IO_WORD _ADS :1;\r
+    IO_WORD _CLKBW :1;\r
+    IO_WORD _WEXL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _ATDINIT :1;\r
+    IO_WORD _ATDL0 :1;\r
+    IO_WORD _ATDL1 :1;\r
+    IO_WORD _ATDEQD0 :1;\r
+    IO_WORD _ATDEQD1 :1;\r
+    IO_WORD _EQL0 :1;\r
+    IO_WORD _EQL1 :1;\r
+    IO_WORD _EQL2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _FAWC :3;\r
+    IO_WORD :6;\r
+    IO_WORD _ATDL :2;\r
+    IO_WORD _ATDEQD :2;\r
+    IO_WORD _EQL :3;\r
+  }bitc;\r
+ }SFMTCSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _FAWC0 :1;\r
+    IO_BYTE _FAWC1 :1;\r
+    IO_BYTE _FAWC2 :1;\r
+    IO_BYTE _SYNC :1;\r
+    IO_BYTE _ADS :1;\r
+    IO_BYTE _CLKBW :1;\r
+    IO_BYTE _WEXL :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _FAWC :3;\r
+  }bitc;\r
+ }SFMTCLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ATDINIT :1;\r
+    IO_BYTE _ATDL0 :1;\r
+    IO_BYTE _ATDL1 :1;\r
+    IO_BYTE _ATDEQD0 :1;\r
+    IO_BYTE _ATDEQD1 :1;\r
+    IO_BYTE _EQL0 :1;\r
+    IO_BYTE _EQL1 :1;\r
+    IO_BYTE _EQL2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :1;\r
+    IO_BYTE _ATDL :2;\r
+    IO_BYTE _ATDEQD :2;\r
+    IO_BYTE _EQL :3;\r
+  }bitc;\r
+ }SFMTCHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WCB0 :1;\r
+    IO_BYTE _WCB1 :1;\r
+    IO_BYTE _WCB2 :1;\r
+    IO_BYTE _WCB3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WCB :4;\r
+  }bitc;\r
+ }FMWC0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WCA0 :1;\r
+    IO_BYTE _WCA1 :1;\r
+    IO_BYTE _WCA2 :1;\r
+    IO_BYTE _WCA3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WCA :4;\r
+  }bitc;\r
+ }FMWC1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WC32 :1;\r
+    IO_BYTE _WC33 :1;\r
+    IO_BYTE _WC34 :1;\r
+    IO_BYTE _WC35 :1;\r
+    IO_BYTE _WC36 :1;\r
+    IO_BYTE _WC37 :1;\r
+    IO_BYTE _WC38 :1;\r
+    IO_BYTE _WC39 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WC3 :8;\r
+  }bitc;\r
+ }FMWC5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SMS0 :1;\r
+    IO_BYTE _SMS1 :1;\r
+    IO_BYTE _SPL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SMS :2;\r
+  }bitc;\r
+ }SMCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SC1S0 :1;\r
+    IO_BYTE _SC1S1 :1;\r
+    IO_BYTE _SC2S0 :1;\r
+    IO_BYTE _SC2S1 :1;\r
+    IO_BYTE _RCE :1;\r
+    IO_BYTE _MCE :1;\r
+    IO_BYTE _PCE :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SC1S :2;\r
+    IO_BYTE _SC2S :2;\r
+  }bitc;\r
+ }CKSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MCST0 :1;\r
+    IO_BYTE _MCST1 :1;\r
+    IO_BYTE _MCST2 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PCST :1;\r
+    IO_BYTE _MRFBE :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _MCST :3;\r
+  }bitc;\r
+ }CKSSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SC1M0 :1;\r
+    IO_BYTE _SC1M1 :1;\r
+    IO_BYTE _SC2M0 :1;\r
+    IO_BYTE _SC2M1 :1;\r
+    IO_BYTE _RCM :1;\r
+    IO_BYTE _MCM :1;\r
+    IO_BYTE _PCM :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SC1M :2;\r
+    IO_BYTE _SC2M :2;\r
+  }bitc;\r
+ }CKMRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _RCFS :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BCD0 :1;\r
+    IO_WORD _BCD1 :1;\r
+    IO_WORD _BCD2 :1;\r
+    IO_WORD _BCD3 :1;\r
+    IO_WORD _PC1D0 :1;\r
+    IO_WORD _PC1D1 :1;\r
+    IO_WORD _PC1D2 :1;\r
+    IO_WORD _PC1D3 :1;\r
+    IO_WORD _PC2D0 :1;\r
+    IO_WORD _PC2D1 :1;\r
+    IO_WORD _PC2D2 :1;\r
+    IO_WORD _PC2D3 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :4;\r
+    IO_WORD _BCD :4;\r
+    IO_WORD _PC1D :4;\r
+    IO_WORD _PC2D :4;\r
+  }bitc;\r
+ }CKFCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RCFS :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BCD0 :1;\r
+    IO_BYTE _BCD1 :1;\r
+    IO_BYTE _BCD2 :1;\r
+    IO_BYTE _BCD3 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _BCD :4;\r
+  }bitc;\r
+ }CKFCRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PC1D0 :1;\r
+    IO_BYTE _PC1D1 :1;\r
+    IO_BYTE _PC1D2 :1;\r
+    IO_BYTE _PC1D3 :1;\r
+    IO_BYTE _PC2D0 :1;\r
+    IO_BYTE _PC2D1 :1;\r
+    IO_BYTE _PC2D2 :1;\r
+    IO_BYTE _PC2D3 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _PC1D :4;\r
+    IO_BYTE _PC2D :4;\r
+  }bitc;\r
+ }CKFCRHSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _PMS0 :1;\r
+    IO_WORD _PMS1 :1;\r
+    IO_WORD _PMS2 :1;\r
+    IO_WORD _PMS3 :1;\r
+    IO_WORD _PMS4 :1;\r
+    IO_WORD _VMS0 :1;\r
+    IO_WORD _VMS1 :1;\r
+    IO_WORD _VMS2 :1;\r
+    IO_WORD _PC3D0 :1;\r
+    IO_WORD _PC3D1 :1;\r
+    IO_WORD _PC3D2 :1;\r
+    IO_WORD _PC3D3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _PMS :5;\r
+    IO_WORD _VMS :3;\r
+    IO_WORD _PC3D :4;\r
+  }bitc;\r
+ }PLLCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PMS0 :1;\r
+    IO_BYTE _PMS1 :1;\r
+    IO_BYTE _PMS2 :1;\r
+    IO_BYTE _PMS3 :1;\r
+    IO_BYTE _PMS4 :1;\r
+    IO_BYTE _VMS0 :1;\r
+    IO_BYTE _VMS1 :1;\r
+    IO_BYTE _VMS2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _PMS :5;\r
+    IO_BYTE _VMS :3;\r
+  }bitc;\r
+ }PLLCRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PC3D0 :1;\r
+    IO_BYTE _PC3D1 :1;\r
+    IO_BYTE _PC3D2 :1;\r
+    IO_BYTE _PC3D3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _PC3D :4;\r
+  }bitc;\r
+ }PLLCRHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _RCTI0 :1;\r
+    IO_BYTE _RCTI1 :1;\r
+    IO_BYTE _RCTI2 :1;\r
+    IO_BYTE _RCTI3 :1;\r
+    IO_BYTE _RCTR :1;\r
+    IO_BYTE _RCTIF :1;\r
+    IO_BYTE _RCTIE :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _RCTI :4;\r
+  }bitc;\r
+ }RCTCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MCTI0 :1;\r
+    IO_BYTE _MCTI1 :1;\r
+    IO_BYTE _MCTI2 :1;\r
+    IO_BYTE _MCTI3 :1;\r
+    IO_BYTE _MCTR :1;\r
+    IO_BYTE _MCTIF :1;\r
+    IO_BYTE _MCTIE :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _MCTI :4;\r
+  }bitc;\r
+ }MCTCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PRST :1;\r
+    IO_BYTE _ERST :1;\r
+    IO_BYTE _MCRST :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _SRST :1;\r
+    IO_BYTE _WRST :1;\r
+    IO_BYTE _MCMF :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }RCCSRCSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SRSTG :1;\r
+    IO_BYTE _LVRE :1;\r
+    IO_BYTE _LVDE :1;\r
+    IO_BYTE _CSDRE :1;\r
+    IO_BYTE _MCSDI :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }RCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PRST :1;\r
+    IO_BYTE _ERST :1;\r
+    IO_BYTE _MCRST :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _SRST :1;\r
+    IO_BYTE _WRST :1;\r
+    IO_BYTE _MCMF :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }RCCSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WTI0 :1;\r
+    IO_BYTE _WTI1 :1;\r
+    IO_BYTE _WTI2 :1;\r
+    IO_BYTE _WTI3 :1;\r
+    IO_BYTE _WTCS0 :1;\r
+    IO_BYTE _WTCS1 :1;\r
+    IO_BYTE _RSTP :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WTI :4;\r
+    IO_BYTE _WTCS :2;\r
+  }bitc;\r
+ }WDTCSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _WCP0 :1;\r
+    IO_BYTE _WCP1 :1;\r
+    IO_BYTE _WCP2 :1;\r
+    IO_BYTE _WCP3 :1;\r
+    IO_BYTE _WCP4 :1;\r
+    IO_BYTE _WCP5 :1;\r
+    IO_BYTE _WCP6 :1;\r
+    IO_BYTE _WCP7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _WCP :8;\r
+  }bitc;\r
+ }WDTCPSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKOE0 :1;\r
+    IO_BYTE _CKOXE0 :1;\r
+    IO_BYTE _RUNC0 :1;\r
+    IO_BYTE _RUNM0 :1;\r
+    IO_BYTE _CKOE1 :1;\r
+    IO_BYTE _CKOXE1 :1;\r
+    IO_BYTE _RUNC1 :1;\r
+    IO_BYTE _RUNM1 :1;\r
+  }bit;\r
+ }COARSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SEL0 :1;\r
+    IO_BYTE _SEL1 :1;\r
+    IO_BYTE _SEL2 :1;\r
+    IO_BYTE _SEL3 :1;\r
+    IO_BYTE _DIV0 :1;\r
+    IO_BYTE _DIV1 :1;\r
+    IO_BYTE _DIV2 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SEL :4;\r
+    IO_BYTE _DIV :3;\r
+  }bitc;\r
+ }COCR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SEL0 :1;\r
+    IO_BYTE _SEL1 :1;\r
+    IO_BYTE _SEL2 :1;\r
+    IO_BYTE _SEL3 :1;\r
+    IO_BYTE _DIV0 :1;\r
+    IO_BYTE _DIV1 :1;\r
+    IO_BYTE _DIV2 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _SEL :4;\r
+    IO_BYTE _DIV :3;\r
+  }bitc;\r
+ }COCR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PDX :1;\r
+    IO_BYTE _MODEN :1;\r
+    IO_BYTE _MODRUN :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }CMCRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _C0 :1;\r
+    IO_WORD _C1 :1;\r
+    IO_WORD _C2 :1;\r
+    IO_WORD _C3 :1;\r
+    IO_WORD _C4 :1;\r
+    IO_WORD _N0 :1;\r
+    IO_WORD _N1 :1;\r
+    IO_WORD _N2 :1;\r
+    IO_WORD _N3 :1;\r
+    IO_WORD _K0 :1;\r
+    IO_WORD _K1 :1;\r
+    IO_WORD _K2 :1;\r
+    IO_WORD _K3 :1;\r
+    IO_WORD _K4 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _C :5;\r
+    IO_WORD _N :3;\r
+    IO_WORD :1;\r
+    IO_WORD _K :5;\r
+  }bitc;\r
+ }CMPRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _C0 :1;\r
+    IO_BYTE _C1 :1;\r
+    IO_BYTE _C2 :1;\r
+    IO_BYTE _C3 :1;\r
+    IO_BYTE _C4 :1;\r
+    IO_BYTE _N0 :1;\r
+    IO_BYTE _N1 :1;\r
+    IO_BYTE _N2 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _C :5;\r
+    IO_BYTE _N :3;\r
+  }bitc;\r
+ }CMPRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _N3 :1;\r
+    IO_BYTE _K0 :1;\r
+    IO_BYTE _K1 :1;\r
+    IO_BYTE _K2 :1;\r
+    IO_BYTE _K3 :1;\r
+    IO_BYTE _K4 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :1;\r
+    IO_BYTE _K :5;\r
+  }bitc;\r
+ }CMPRHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LPBM0 :1;\r
+    IO_BYTE _LPBM1 :1;\r
+    IO_BYTE _LPMB2 :1;\r
+    IO_BYTE _LPMA0 :1;\r
+    IO_BYTE _LPMA1 :1;\r
+    IO_BYTE _LPMA2 :1;\r
+    IO_BYTE _HPM0 :1;\r
+    IO_BYTE _HPM1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _LPBM :3;\r
+    IO_BYTE _LPMA :3;\r
+    IO_BYTE _HPM :2;\r
+  }bitc;\r
+ }VRCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }DDR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }DDR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE _IE2 :1;\r
+    IO_BYTE _IE3 :1;\r
+    IO_BYTE _IE4 :1;\r
+    IO_BYTE _IE5 :1;\r
+    IO_BYTE _IE6 :1;\r
+    IO_BYTE _IE7 :1;\r
+  }bit;\r
+ }PIER09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IE0 :1;\r
+    IO_BYTE _IE1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PIER10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE _IL2 :1;\r
+    IO_BYTE _IL3 :1;\r
+    IO_BYTE _IL4 :1;\r
+    IO_BYTE _IL5 :1;\r
+    IO_BYTE _IL6 :1;\r
+    IO_BYTE _IL7 :1;\r
+  }bit;\r
+ }PILR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IL0 :1;\r
+    IO_BYTE _IL1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PILR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE _EIL2 :1;\r
+    IO_BYTE _EIL3 :1;\r
+    IO_BYTE _EIL4 :1;\r
+    IO_BYTE _EIL5 :1;\r
+    IO_BYTE _EIL6 :1;\r
+    IO_BYTE _EIL7 :1;\r
+  }bit;\r
+ }EPILR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EIL0 :1;\r
+    IO_BYTE _EIL1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EPILR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE _OD2 :1;\r
+    IO_BYTE _OD3 :1;\r
+    IO_BYTE _OD4 :1;\r
+    IO_BYTE _OD5 :1;\r
+    IO_BYTE _OD6 :1;\r
+    IO_BYTE _OD7 :1;\r
+  }bit;\r
+ }PODR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OD0 :1;\r
+    IO_BYTE _OD1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PODR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _HD0 :1;\r
+    IO_BYTE _HD1 :1;\r
+    IO_BYTE _HD2 :1;\r
+    IO_BYTE _HD3 :1;\r
+    IO_BYTE _HD4 :1;\r
+    IO_BYTE _HD5 :1;\r
+    IO_BYTE _HD6 :1;\r
+    IO_BYTE _HD7 :1;\r
+  }bit;\r
+ }PHDR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _HD0 :1;\r
+    IO_BYTE _HD1 :1;\r
+    IO_BYTE _HD2 :1;\r
+    IO_BYTE _HD3 :1;\r
+    IO_BYTE _HD4 :1;\r
+    IO_BYTE _HD5 :1;\r
+    IO_BYTE _HD6 :1;\r
+    IO_BYTE _HD7 :1;\r
+  }bit;\r
+ }PHDR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _HD0 :1;\r
+    IO_BYTE _HD1 :1;\r
+    IO_BYTE _HD2 :1;\r
+    IO_BYTE _HD3 :1;\r
+    IO_BYTE _HD4 :1;\r
+    IO_BYTE _HD5 :1;\r
+    IO_BYTE _HD6 :1;\r
+    IO_BYTE _HD7 :1;\r
+  }bit;\r
+ }PHDR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE _PU2 :1;\r
+    IO_BYTE _PU3 :1;\r
+    IO_BYTE _PU4 :1;\r
+    IO_BYTE _PU5 :1;\r
+    IO_BYTE _PU6 :1;\r
+    IO_BYTE _PU7 :1;\r
+  }bit;\r
+ }PUCR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PU0 :1;\r
+    IO_BYTE _PU1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PUCR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR00STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR01STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR02STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR03STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR04STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR05STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR06STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR07STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR08STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE _PS2 :1;\r
+    IO_BYTE _PS3 :1;\r
+    IO_BYTE _PS4 :1;\r
+    IO_BYTE _PS5 :1;\r
+    IO_BYTE _PS6 :1;\r
+    IO_BYTE _PS7 :1;\r
+  }bit;\r
+ }EPSR09STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PS0 :1;\r
+    IO_BYTE _PS1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EPSR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADE0 :1;\r
+    IO_BYTE _ADE1 :1;\r
+    IO_BYTE _ADE2 :1;\r
+    IO_BYTE _ADE3 :1;\r
+    IO_BYTE _ADE4 :1;\r
+    IO_BYTE _ADE5 :1;\r
+    IO_BYTE _ADE6 :1;\r
+    IO_BYTE _ADE7 :1;\r
+  }bit;\r
+ }ADER0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADE8 :1;\r
+    IO_BYTE _ADE9 :1;\r
+    IO_BYTE _ADE10 :1;\r
+    IO_BYTE _ADE11 :1;\r
+    IO_BYTE _ADE12 :1;\r
+    IO_BYTE _ADE13 :1;\r
+    IO_BYTE _ADE14 :1;\r
+    IO_BYTE _ADE15 :1;\r
+  }bit;\r
+ }ADER1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADE16 :1;\r
+    IO_BYTE _ADE17 :1;\r
+    IO_BYTE _ADE18 :1;\r
+    IO_BYTE _ADE19 :1;\r
+    IO_BYTE _ADE20 :1;\r
+    IO_BYTE _ADE21 :1;\r
+    IO_BYTE _ADE22 :1;\r
+    IO_BYTE _ADE23 :1;\r
+  }bit;\r
+ }ADER2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT0_R :1;\r
+    IO_BYTE _INT1_R :1;\r
+    IO_BYTE _INT2_R :1;\r
+    IO_BYTE _INT3_R :1;\r
+    IO_BYTE _INT4_R :1;\r
+    IO_BYTE _INT5_R :1;\r
+    IO_BYTE _INT6_R :1;\r
+    IO_BYTE _INT7_R :1;\r
+  }bit;\r
+ }PRRR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT8_R :1;\r
+    IO_BYTE _INT9_R :1;\r
+    IO_BYTE _INT10_R :1;\r
+    IO_BYTE _INT11_R :1;\r
+    IO_BYTE _INT12_R :1;\r
+    IO_BYTE _INT13_R :1;\r
+    IO_BYTE _INT14_R :1;\r
+    IO_BYTE _INT15_R :1;\r
+  }bit;\r
+ }PRRR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PPG0_R :1;\r
+    IO_BYTE _PPG1_R :1;\r
+    IO_BYTE _PPG2_R :1;\r
+    IO_BYTE _PPG3_R :1;\r
+    IO_BYTE _PPG4_R :1;\r
+    IO_BYTE _PPG5_R :1;\r
+    IO_BYTE _PPG6_R :1;\r
+    IO_BYTE _PPG7_R :1;\r
+  }bit;\r
+ }PRRR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIN0_R :1;\r
+    IO_BYTE _TOT0_R :1;\r
+    IO_BYTE _TIN1_R :1;\r
+    IO_BYTE _TOT1_R :1;\r
+    IO_BYTE _TIN2_R :1;\r
+    IO_BYTE _TOT2_R :1;\r
+    IO_BYTE _TIN3_R :1;\r
+    IO_BYTE _TOT3_R :1;\r
+  }bit;\r
+ }PRRR3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _IN0_R :1;\r
+    IO_BYTE _IN1_R :1;\r
+    IO_BYTE _IN2_R :1;\r
+    IO_BYTE _IN3_R :1;\r
+    IO_BYTE _IN4_R :1;\r
+    IO_BYTE _IN5_R :1;\r
+    IO_BYTE _IN6_R :1;\r
+    IO_BYTE _IN7_R :1;\r
+  }bit;\r
+ }PRRR4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OUT0_R :1;\r
+    IO_BYTE _OUT1_R :1;\r
+    IO_BYTE _OUT2_R :1;\r
+    IO_BYTE _OUT3_R :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _OUT6_R :1;\r
+    IO_BYTE _OUT7_R :1;\r
+  }bit;\r
+ }PRRR5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SGO0_R :1;\r
+    IO_BYTE _SGA0_R :1;\r
+    IO_BYTE _FRCK0_R :1;\r
+    IO_BYTE _SIN2_R :1;\r
+    IO_BYTE _SOT2_R :1;\r
+    IO_BYTE _SCK2_R :1;\r
+    IO_BYTE _CKOT1_R :1;\r
+    IO_BYTE _CKOTX1_R :1;\r
+  }bit;\r
+ }PRRR6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ADTG_R :1;\r
+    IO_BYTE _NMI_R :1;\r
+    IO_BYTE _CS3_R :1;\r
+    IO_BYTE _INT3_R1 :1;\r
+    IO_BYTE _INT4_R1 :1;\r
+    IO_BYTE _INT5_R1 :1;\r
+    IO_BYTE _RX2_R :1;\r
+    IO_BYTE _TX2_R :1;\r
+  }bit;\r
+ }PRRR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SIN7_R :1;\r
+    IO_BYTE _SOT7_R :1;\r
+    IO_BYTE _SCK7_R :1;\r
+    IO_BYTE _SIN8_R :1;\r
+    IO_BYTE _SOT8_R :1;\r
+    IO_BYTE _SCK8_R :1;\r
+    IO_BYTE _SIN9_R :1;\r
+    IO_BYTE _SOT9_R :1;\r
+  }bit;\r
+ }PRRR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCK9_R :1;\r
+    IO_BYTE _SGO1_R :1;\r
+    IO_BYTE _SGA1_R :1;\r
+    IO_BYTE _FRCK2_R :1;\r
+    IO_BYTE _OUT10_R :1;\r
+    IO_BYTE _CKOT0_R :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PRRR9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }WTBR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D0 :1;\r
+    IO_BYTE _D1 :1;\r
+    IO_BYTE _D2 :1;\r
+    IO_BYTE _D3 :1;\r
+    IO_BYTE _D4 :1;\r
+    IO_BYTE _D5 :1;\r
+    IO_BYTE _D6 :1;\r
+    IO_BYTE _D7 :1;\r
+  }bit;\r
+ }WTBRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D8 :1;\r
+    IO_BYTE _D9 :1;\r
+    IO_BYTE _D10 :1;\r
+    IO_BYTE _D11 :1;\r
+    IO_BYTE _D12 :1;\r
+    IO_BYTE _D13 :1;\r
+    IO_BYTE _D14 :1;\r
+    IO_BYTE _D15 :1;\r
+  }bit;\r
+ }WTBRH0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _D16 :1;\r
+    IO_BYTE _D17 :1;\r
+    IO_BYTE _D18 :1;\r
+    IO_BYTE _D19 :1;\r
+    IO_BYTE _D20 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _D1 :5;\r
+  }bitc;\r
+ }WTBR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _S0 :1;\r
+    IO_BYTE _S1 :1;\r
+    IO_BYTE _S2 :1;\r
+    IO_BYTE _S3 :1;\r
+    IO_BYTE _S4 :1;\r
+    IO_BYTE _S5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _S :6;\r
+  }bitc;\r
+ }WTSRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _M0 :1;\r
+    IO_BYTE _M1 :1;\r
+    IO_BYTE _M2 :1;\r
+    IO_BYTE _M3 :1;\r
+    IO_BYTE _M4 :1;\r
+    IO_BYTE _M5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _M :6;\r
+  }bitc;\r
+ }WTMRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _H0 :1;\r
+    IO_BYTE _H1 :1;\r
+    IO_BYTE _H2 :1;\r
+    IO_BYTE _H3 :1;\r
+    IO_BYTE _H4 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _H :5;\r
+  }bitc;\r
+ }WTHRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT4 :1;\r
+    IO_BYTE _INTE4 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }WTCERSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :2;\r
+  }bitc;\r
+ }WTCKSRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ST :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _UPDT :1;\r
+    IO_WORD _RUN :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _INT0 :1;\r
+    IO_WORD _INTE0 :1;\r
+    IO_WORD _INT1 :1;\r
+    IO_WORD _INTE1 :1;\r
+    IO_WORD _INT2 :1;\r
+    IO_WORD _INTE2 :1;\r
+    IO_WORD _INT3 :1;\r
+    IO_WORD _INTE3 :1;\r
+  }bit;\r
+ }WTCRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ST :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _UPDT :1;\r
+    IO_BYTE _RUN :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }WTCRLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INT0 :1;\r
+    IO_BYTE _INTE0 :1;\r
+    IO_BYTE _INT1 :1;\r
+    IO_BYTE _INTE1 :1;\r
+    IO_BYTE _INT2 :1;\r
+    IO_BYTE _INTE2 :1;\r
+    IO_BYTE _INT3 :1;\r
+    IO_BYTE _INTE3 :1;\r
+  }bit;\r
+ }WTCRHSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTEN :1;\r
+    IO_BYTE _INT :1;\r
+    IO_BYTE _CKSEL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _STRT :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _RESV :1;\r
+  }bit;\r
+ }CUCRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TDD0 :1;\r
+    IO_WORD _TDD1 :1;\r
+    IO_WORD _TDD2 :1;\r
+    IO_WORD _TDD3 :1;\r
+    IO_WORD _TDD4 :1;\r
+    IO_WORD _TDD5 :1;\r
+    IO_WORD _TDD6 :1;\r
+    IO_WORD _TDD7 :1;\r
+    IO_WORD _TDD8 :1;\r
+    IO_WORD _TDD9 :1;\r
+    IO_WORD _TDD10 :1;\r
+    IO_WORD _TDD11 :1;\r
+    IO_WORD _TDD12 :1;\r
+    IO_WORD _TDD13 :1;\r
+    IO_WORD _TDD14 :1;\r
+    IO_WORD _TDD15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TDD :16;\r
+  }bitc;\r
+ }CUTDSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDD0 :1;\r
+    IO_BYTE _TDD1 :1;\r
+    IO_BYTE _TDD2 :1;\r
+    IO_BYTE _TDD3 :1;\r
+    IO_BYTE _TDD4 :1;\r
+    IO_BYTE _TDD5 :1;\r
+    IO_BYTE _TDD6 :1;\r
+    IO_BYTE _TDD7 :1;\r
+  }bit;\r
+ }CUTDLSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDD8 :1;\r
+    IO_BYTE _TDD9 :1;\r
+    IO_BYTE _TDD10 :1;\r
+    IO_BYTE _TDD11 :1;\r
+    IO_BYTE _TDD12 :1;\r
+    IO_BYTE _TDD13 :1;\r
+    IO_BYTE _TDD14 :1;\r
+    IO_BYTE _TDD15 :1;\r
+  }bit;\r
+ }CUTDHSTR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _TDR0 :1;\r
+    IO_LWORD _TDR1 :1;\r
+    IO_LWORD _TDR2 :1;\r
+    IO_LWORD _TDR3 :1;\r
+    IO_LWORD _TDR4 :1;\r
+    IO_LWORD _TDR5 :1;\r
+    IO_LWORD _TDR6 :1;\r
+    IO_LWORD _TDR7 :1;\r
+    IO_LWORD _TDR8 :1;\r
+    IO_LWORD _TDR9 :1;\r
+    IO_LWORD _TDR10 :1;\r
+    IO_LWORD _TDR11 :1;\r
+    IO_LWORD _TDR12 :1;\r
+    IO_LWORD _TDR13 :1;\r
+    IO_LWORD _TDR14 :1;\r
+    IO_LWORD _TDR15 :1;\r
+    IO_LWORD _TDR16 :1;\r
+    IO_LWORD _TDR17 :1;\r
+    IO_LWORD _TDR18 :1;\r
+    IO_LWORD _TDR19 :1;\r
+    IO_LWORD _TDR20 :1;\r
+    IO_LWORD _TDR21 :1;\r
+    IO_LWORD _TDR22 :1;\r
+    IO_LWORD _TDR23 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }CUTRSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TDR0 :1;\r
+    IO_WORD _TDR1 :1;\r
+    IO_WORD _TDR2 :1;\r
+    IO_WORD _TDR3 :1;\r
+    IO_WORD _TDR4 :1;\r
+    IO_WORD _TDR5 :1;\r
+    IO_WORD _TDR6 :1;\r
+    IO_WORD _TDR7 :1;\r
+    IO_WORD _TDR8 :1;\r
+    IO_WORD _TDR9 :1;\r
+    IO_WORD _TDR10 :1;\r
+    IO_WORD _TDR11 :1;\r
+    IO_WORD _TDR12 :1;\r
+    IO_WORD _TDR13 :1;\r
+    IO_WORD _TDR14 :1;\r
+    IO_WORD _TDR15 :1;\r
+  }bit;\r
+ }CUTR2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDR0 :1;\r
+    IO_BYTE _TDR1 :1;\r
+    IO_BYTE _TDR2 :1;\r
+    IO_BYTE _TDR3 :1;\r
+    IO_BYTE _TDR4 :1;\r
+    IO_BYTE _TDR5 :1;\r
+    IO_BYTE _TDR6 :1;\r
+    IO_BYTE _TDR7 :1;\r
+  }bit;\r
+ }CUTR2LSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDR8 :1;\r
+    IO_BYTE _TDR9 :1;\r
+    IO_BYTE _TDR10 :1;\r
+    IO_BYTE _TDR11 :1;\r
+    IO_BYTE _TDR12 :1;\r
+    IO_BYTE _TDR13 :1;\r
+    IO_BYTE _TDR14 :1;\r
+    IO_BYTE _TDR15 :1;\r
+  }bit;\r
+ }CUTR2HSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TDR16 :1;\r
+    IO_WORD _TDR17 :1;\r
+    IO_WORD _TDR18 :1;\r
+    IO_WORD _TDR19 :1;\r
+    IO_WORD _TDR20 :1;\r
+    IO_WORD _TDR21 :1;\r
+    IO_WORD _TDR22 :1;\r
+    IO_WORD _TDR23 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }CUTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TDR16 :1;\r
+    IO_BYTE _TDR17 :1;\r
+    IO_BYTE _TDR18 :1;\r
+    IO_BYTE _TDR19 :1;\r
+    IO_BYTE _TDR20 :1;\r
+    IO_BYTE _TDR21 :1;\r
+    IO_BYTE _TDR22 :1;\r
+    IO_BYTE _TDR23 :1;\r
+  }bit;\r
+ }CUTR1LSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }CUTR1HSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TMIS0 :1;\r
+    IO_BYTE _TMIS1 :1;\r
+    IO_BYTE _TMIS2 :1;\r
+    IO_BYTE _TMIS3 :1;\r
+    IO_BYTE _TMIS4 :1;\r
+    IO_BYTE _TMIS5 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }TMISRSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SOE :1;\r
+    IO_BYTE _SCKE :1;\r
+    IO_BYTE _UPCL :1;\r
+    IO_BYTE _REST :1;\r
+    IO_BYTE _EXT :1;\r
+    IO_BYTE _OTO :1;\r
+    IO_BYTE _MD0 :1;\r
+    IO_BYTE _MD1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :6;\r
+    IO_BYTE _MD :2;\r
+  }bitc;\r
+ }SMR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXE :1;\r
+    IO_BYTE _RXE :1;\r
+    IO_BYTE _CRE :1;\r
+    IO_BYTE _AD :1;\r
+    IO_BYTE _CL :1;\r
+    IO_BYTE _SBL :1;\r
+    IO_BYTE _P :1;\r
+    IO_BYTE _PEN :1;\r
+  }bit;\r
+ }SCR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TIE :1;\r
+    IO_BYTE _RIE :1;\r
+    IO_BYTE _BDS :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _FRE :1;\r
+    IO_BYTE _ORE :1;\r
+    IO_BYTE _PE :1;\r
+  }bit;\r
+ }SSR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TBI :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _BIE :1;\r
+    IO_BYTE _SSM :1;\r
+    IO_BYTE _SCDE :1;\r
+    IO_BYTE _MS :1;\r
+    IO_BYTE _LBR :1;\r
+    IO_BYTE _INV :1;\r
+  }bit;\r
+ }ECCR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _SCES :1;\r
+    IO_BYTE _CCO :1;\r
+    IO_BYTE _SIOP :1;\r
+    IO_BYTE _SOPE :1;\r
+    IO_BYTE _LBL0 :1;\r
+    IO_BYTE _LBL1 :1;\r
+    IO_BYTE _LBD :1;\r
+    IO_BYTE _LBIE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :4;\r
+    IO_BYTE _LBL :2;\r
+  }bitc;\r
+ }ESCR9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BGR0 :1;\r
+    IO_WORD _BGR1 :1;\r
+    IO_WORD _BGR2 :1;\r
+    IO_WORD _BGR3 :1;\r
+    IO_WORD _BGR4 :1;\r
+    IO_WORD _BGR5 :1;\r
+    IO_WORD _BGR6 :1;\r
+    IO_WORD _BGR7 :1;\r
+    IO_WORD _BGR8 :1;\r
+    IO_WORD _BGR9 :1;\r
+    IO_WORD _BGR10 :1;\r
+    IO_WORD _BGR11 :1;\r
+    IO_WORD _BGR12 :1;\r
+    IO_WORD _BGR13 :1;\r
+    IO_WORD _BGR14 :1;\r
+    IO_WORD _BGR15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BGR :16;\r
+  }bitc;\r
+ }BGR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR0 :1;\r
+    IO_BYTE _BGR1 :1;\r
+    IO_BYTE _BGR2 :1;\r
+    IO_BYTE _BGR3 :1;\r
+    IO_BYTE _BGR4 :1;\r
+    IO_BYTE _BGR5 :1;\r
+    IO_BYTE _BGR6 :1;\r
+    IO_BYTE _BGR7 :1;\r
+  }bit;\r
+ }BGRL9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BGR8 :1;\r
+    IO_BYTE _BGR9 :1;\r
+    IO_BYTE _BGR10 :1;\r
+    IO_BYTE _BGR11 :1;\r
+    IO_BYTE _BGR12 :1;\r
+    IO_BYTE _BGR13 :1;\r
+    IO_BYTE _BGR14 :1;\r
+    IO_BYTE _BGR15 :1;\r
+  }bit;\r
+ }BGRH9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _AICD :1;\r
+    IO_BYTE _RBI :1;\r
+    IO_BYTE _RDRF :1;\r
+    IO_BYTE _TDRE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }ESIR9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PD :1;\r
+    IO_BYTE _IEN :1;\r
+    IO_BYTE _IRQ :1;\r
+    IO_BYTE _OUT1 :1;\r
+    IO_BYTE _OUT2 :1;\r
+    IO_BYTE _UVEN :1;\r
+    IO_BYTE _OVEN :1;\r
+    IO_BYTE _CMD :1;\r
+  }bit;\r
+ }ACSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTREF :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }AECSR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PD :1;\r
+    IO_BYTE _IEN :1;\r
+    IO_BYTE _IRQ :1;\r
+    IO_BYTE _OUT1 :1;\r
+    IO_BYTE _OUT2 :1;\r
+    IO_BYTE _UVEN :1;\r
+    IO_BYTE _OVEN :1;\r
+    IO_BYTE _CMD :1;\r
+  }bit;\r
+ }ACSR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTREF :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }AECSR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL6STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH6STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL7STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH7STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TSEL00 :1;\r
+    IO_WORD _TSEL01 :1;\r
+    IO_WORD _TSEL02 :1;\r
+    IO_WORD _TSEL03 :1;\r
+    IO_WORD _TSEL10 :1;\r
+    IO_WORD _TSEL11 :1;\r
+    IO_WORD _TSEL12 :1;\r
+    IO_WORD _TSEL13 :1;\r
+    IO_WORD _TSEL20 :1;\r
+    IO_WORD _TSEL21 :1;\r
+    IO_WORD _TSEL22 :1;\r
+    IO_WORD _TSEL23 :1;\r
+    IO_WORD _TSEL30 :1;\r
+    IO_WORD _TSEL31 :1;\r
+    IO_WORD _TSEL32 :1;\r
+    IO_WORD _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TSEL0 :4;\r
+    IO_WORD _TSEL1 :4;\r
+    IO_WORD _TSEL2 :4;\r
+    IO_WORD _TSEL3 :4;\r
+  }bitc;\r
+ }GCN12STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL00 :1;\r
+    IO_BYTE _TSEL01 :1;\r
+    IO_BYTE _TSEL02 :1;\r
+    IO_BYTE _TSEL03 :1;\r
+    IO_BYTE _TSEL10 :1;\r
+    IO_BYTE _TSEL11 :1;\r
+    IO_BYTE _TSEL12 :1;\r
+    IO_BYTE _TSEL13 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL0 :4;\r
+    IO_BYTE _TSEL1 :4;\r
+  }bitc;\r
+ }GCN1L2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL20 :1;\r
+    IO_BYTE _TSEL21 :1;\r
+    IO_BYTE _TSEL22 :1;\r
+    IO_BYTE _TSEL23 :1;\r
+    IO_BYTE _TSEL30 :1;\r
+    IO_BYTE _TSEL31 :1;\r
+    IO_BYTE _TSEL32 :1;\r
+    IO_BYTE _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL2 :4;\r
+    IO_BYTE _TSEL3 :4;\r
+  }bitc;\r
+ }GCN1H2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CKSEL0 :1;\r
+    IO_WORD _CKSEL1 :1;\r
+    IO_WORD _CKSEL2 :1;\r
+    IO_WORD _CKSEL3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _EN :4;\r
+    IO_WORD :4;\r
+    IO_WORD _CKSEL :4;\r
+  }bitc;\r
+ }GCN22STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EN :4;\r
+  }bitc;\r
+ }GCN2L2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE _CKSEL2 :1;\r
+    IO_BYTE _CKSEL3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :4;\r
+  }bitc;\r
+ }GCN2H2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL8STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH8STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL9STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH9STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH10STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR11STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR11STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT11STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH11STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TSEL00 :1;\r
+    IO_WORD _TSEL01 :1;\r
+    IO_WORD _TSEL02 :1;\r
+    IO_WORD _TSEL03 :1;\r
+    IO_WORD _TSEL10 :1;\r
+    IO_WORD _TSEL11 :1;\r
+    IO_WORD _TSEL12 :1;\r
+    IO_WORD _TSEL13 :1;\r
+    IO_WORD _TSEL20 :1;\r
+    IO_WORD _TSEL21 :1;\r
+    IO_WORD _TSEL22 :1;\r
+    IO_WORD _TSEL23 :1;\r
+    IO_WORD _TSEL30 :1;\r
+    IO_WORD _TSEL31 :1;\r
+    IO_WORD _TSEL32 :1;\r
+    IO_WORD _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TSEL0 :4;\r
+    IO_WORD _TSEL1 :4;\r
+    IO_WORD _TSEL2 :4;\r
+    IO_WORD _TSEL3 :4;\r
+  }bitc;\r
+ }GCN13STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL00 :1;\r
+    IO_BYTE _TSEL01 :1;\r
+    IO_BYTE _TSEL02 :1;\r
+    IO_BYTE _TSEL03 :1;\r
+    IO_BYTE _TSEL10 :1;\r
+    IO_BYTE _TSEL11 :1;\r
+    IO_BYTE _TSEL12 :1;\r
+    IO_BYTE _TSEL13 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL0 :4;\r
+    IO_BYTE _TSEL1 :4;\r
+  }bitc;\r
+ }GCN1L3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEL20 :1;\r
+    IO_BYTE _TSEL21 :1;\r
+    IO_BYTE _TSEL22 :1;\r
+    IO_BYTE _TSEL23 :1;\r
+    IO_BYTE _TSEL30 :1;\r
+    IO_BYTE _TSEL31 :1;\r
+    IO_BYTE _TSEL32 :1;\r
+    IO_BYTE _TSEL33 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEL2 :4;\r
+    IO_BYTE _TSEL3 :4;\r
+  }bitc;\r
+ }GCN1H3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _EN0 :1;\r
+    IO_WORD _EN1 :1;\r
+    IO_WORD _EN2 :1;\r
+    IO_WORD _EN3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CKSEL0 :1;\r
+    IO_WORD _CKSEL1 :1;\r
+    IO_WORD _CKSEL2 :1;\r
+    IO_WORD _CKSEL3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _EN :4;\r
+    IO_WORD :4;\r
+    IO_WORD _CKSEL :4;\r
+  }bitc;\r
+ }GCN23STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EN0 :1;\r
+    IO_BYTE _EN1 :1;\r
+    IO_BYTE _EN2 :1;\r
+    IO_BYTE _EN3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EN :4;\r
+  }bitc;\r
+ }GCN2L3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CKSEL0 :1;\r
+    IO_BYTE _CKSEL1 :1;\r
+    IO_BYTE _CKSEL2 :1;\r
+    IO_BYTE _CKSEL3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _CKSEL :4;\r
+  }bitc;\r
+ }GCN2H3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR12STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR12STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT12STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN12STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL12STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH12STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN13STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL13STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR14STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR14STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT14STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN14STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL14STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH14STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PTMR15STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PCSR15STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _D0 :1;\r
+    IO_WORD _D1 :1;\r
+    IO_WORD _D2 :1;\r
+    IO_WORD _D3 :1;\r
+    IO_WORD _D4 :1;\r
+    IO_WORD _D5 :1;\r
+    IO_WORD _D6 :1;\r
+    IO_WORD _D7 :1;\r
+    IO_WORD _D8 :1;\r
+    IO_WORD _D9 :1;\r
+    IO_WORD _D10 :1;\r
+    IO_WORD _D11 :1;\r
+    IO_WORD _D12 :1;\r
+    IO_WORD _D13 :1;\r
+    IO_WORD _D14 :1;\r
+    IO_WORD _D15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _D :16;\r
+  }bitc;\r
+ }PDUT15STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _OSEL :1;\r
+    IO_WORD _OE :1;\r
+    IO_WORD _IRS0 :1;\r
+    IO_WORD _IRS1 :1;\r
+    IO_WORD _IRQF :1;\r
+    IO_WORD _IREN :1;\r
+    IO_WORD _EGS0 :1;\r
+    IO_WORD _EGS1 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _PGMS :1;\r
+    IO_WORD _CKS0 :1;\r
+    IO_WORD _CKS1 :1;\r
+    IO_WORD _RTRG :1;\r
+    IO_WORD _MDSE :1;\r
+    IO_WORD _STGR :1;\r
+    IO_WORD _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD :2;\r
+    IO_WORD _IRS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _EGS :2;\r
+    IO_WORD :2;\r
+    IO_WORD _CKS :2;\r
+  }bitc;\r
+ }PCN15STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OSEL :1;\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE _IRS0 :1;\r
+    IO_BYTE _IRS1 :1;\r
+    IO_BYTE _IRQF :1;\r
+    IO_BYTE _IREN :1;\r
+    IO_BYTE _EGS0 :1;\r
+    IO_BYTE _EGS1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _IRS :2;\r
+    IO_BYTE :2;\r
+    IO_BYTE _EGS :2;\r
+  }bitc;\r
+ }PCNL15STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE _PGMS :1;\r
+    IO_BYTE _CKS0 :1;\r
+    IO_BYTE _CKS1 :1;\r
+    IO_BYTE _RTRG :1;\r
+    IO_BYTE _MDSE :1;\r
+    IO_BYTE _STGR :1;\r
+    IO_BYTE _CNTE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE :2;\r
+    IO_BYTE _CKS :2;\r
+  }bitc;\r
+ }PCNH15STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PPG8_R :1;\r
+    IO_BYTE _PPG9_R :1;\r
+    IO_BYTE _PPG10_R :1;\r
+    IO_BYTE _PPG11_R :1;\r
+    IO_BYTE _TTG8_R :1;\r
+    IO_BYTE _TTG9_R :1;\r
+    IO_BYTE _TTG10_R :1;\r
+    IO_BYTE _TTG11_R :1;\r
+  }bit;\r
+ }PRRR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _PPG16_R :1;\r
+    IO_BYTE _PPG17_R :1;\r
+    IO_BYTE _PPG18_R :1;\r
+    IO_BYTE _PPG19_R :1;\r
+    IO_BYTE _TTG16_R :1;\r
+    IO_BYTE _TTG17_R :1;\r
+    IO_BYTE _TTG18_R :1;\r
+    IO_BYTE _TTG19_R :1;\r
+  }bit;\r
+ }PRRR11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _CS0_R :1;\r
+    IO_BYTE _CS1_R :1;\r
+    IO_BYTE _CS2_R :1;\r
+    IO_BYTE _CS4_R :1;\r
+    IO_BYTE _CS5_R :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PRRR12STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }PRRR13STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+  }bitc;\r
+ }EAC0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EACH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+  }bitc;\r
+ }EAC1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EACH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD _EASZ0 :1;\r
+    IO_WORD _EASZ1 :1;\r
+    IO_WORD _EASZ2 :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+    IO_WORD :5;\r
+    IO_WORD _EASZ :3;\r
+  }bitc;\r
+ }EAC2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EASZ0 :1;\r
+    IO_BYTE _EASZ1 :1;\r
+    IO_BYTE _EASZ2 :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EASZ :3;\r
+  }bitc;\r
+ }EACH2STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD _EASZ0 :1;\r
+    IO_WORD _EASZ1 :1;\r
+    IO_WORD _EASZ2 :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+    IO_WORD :5;\r
+    IO_WORD _EASZ :3;\r
+  }bitc;\r
+ }EAC3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EASZ0 :1;\r
+    IO_BYTE _EASZ1 :1;\r
+    IO_BYTE _EASZ2 :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EASZ :3;\r
+  }bitc;\r
+ }EACH3STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD _EASZ0 :1;\r
+    IO_WORD _EASZ1 :1;\r
+    IO_WORD _EASZ2 :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+    IO_WORD :5;\r
+    IO_WORD _EASZ :3;\r
+  }bitc;\r
+ }EAC4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EASZ0 :1;\r
+    IO_BYTE _EASZ1 :1;\r
+    IO_BYTE _EASZ2 :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EASZ :3;\r
+  }bitc;\r
+ }EACH4STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _R0 :1;\r
+    IO_WORD _R1 :1;\r
+    IO_WORD _R2 :1;\r
+    IO_WORD _ACE :1;\r
+    IO_WORD _STS :1;\r
+    IO_WORD _WSF :1;\r
+    IO_WORD _ES :1;\r
+    IO_WORD _BW :1;\r
+    IO_WORD _EASZ0 :1;\r
+    IO_WORD _EASZ1 :1;\r
+    IO_WORD _EASZ2 :1;\r
+    IO_WORD _CSE :1;\r
+    IO_WORD _CSL :1;\r
+    IO_WORD _ATL :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _R :3;\r
+    IO_WORD :5;\r
+    IO_WORD _EASZ :3;\r
+  }bitc;\r
+ }EAC5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _R0 :1;\r
+    IO_BYTE _R1 :1;\r
+    IO_BYTE _R2 :1;\r
+    IO_BYTE _ACE :1;\r
+    IO_BYTE _STS :1;\r
+    IO_BYTE _WSF :1;\r
+    IO_BYTE _ES :1;\r
+    IO_BYTE _BW :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _R :3;\r
+  }bitc;\r
+ }EACL5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EASZ0 :1;\r
+    IO_BYTE _EASZ1 :1;\r
+    IO_BYTE _EASZ2 :1;\r
+    IO_BYTE _CSE :1;\r
+    IO_BYTE _CSL :1;\r
+    IO_BYTE _ATL :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EASZ :3;\r
+  }bitc;\r
+ }EACH5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A0 :1;\r
+    IO_BYTE _A1 :1;\r
+    IO_BYTE _A2 :1;\r
+    IO_BYTE _A3 :1;\r
+    IO_BYTE _A4 :1;\r
+    IO_BYTE _A5 :1;\r
+    IO_BYTE _A6 :1;\r
+    IO_BYTE _A7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _A :8;\r
+  }bitc;\r
+ }EAS2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A0 :1;\r
+    IO_BYTE _A1 :1;\r
+    IO_BYTE _A2 :1;\r
+    IO_BYTE _A3 :1;\r
+    IO_BYTE _A4 :1;\r
+    IO_BYTE _A5 :1;\r
+    IO_BYTE _A6 :1;\r
+    IO_BYTE _A7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _A :8;\r
+  }bitc;\r
+ }EAS3STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A0 :1;\r
+    IO_BYTE _A1 :1;\r
+    IO_BYTE _A2 :1;\r
+    IO_BYTE _A3 :1;\r
+    IO_BYTE _A4 :1;\r
+    IO_BYTE _A5 :1;\r
+    IO_BYTE _A6 :1;\r
+    IO_BYTE _A7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _A :8;\r
+  }bitc;\r
+ }EAS4STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A0 :1;\r
+    IO_BYTE _A1 :1;\r
+    IO_BYTE _A2 :1;\r
+    IO_BYTE _A3 :1;\r
+    IO_BYTE _A4 :1;\r
+    IO_BYTE _A5 :1;\r
+    IO_BYTE _A6 :1;\r
+    IO_BYTE _A7 :1;\r
+  }bit;\r
+ }EAS5STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _EAE0 :1;\r
+    IO_BYTE _EAE1 :1;\r
+    IO_BYTE _EAE2 :1;\r
+    IO_BYTE _EAE3 :1;\r
+    IO_BYTE _EAE4 :1;\r
+    IO_BYTE _EAE5 :1;\r
+    IO_BYTE _ERE :1;\r
+    IO_BYTE _NMS :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _EAE :6;\r
+  }bitc;\r
+ }EBMSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DIV0 :1;\r
+    IO_BYTE _DIV1 :1;\r
+    IO_BYTE _DIV2 :1;\r
+    IO_BYTE _CSM :1;\r
+    IO_BYTE _CKI :1;\r
+    IO_BYTE _CKE :1;\r
+    IO_BYTE _RYE :1;\r
+    IO_BYTE _HDE :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DIV :3;\r
+  }bitc;\r
+ }EBCFSTR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A00 :1;\r
+    IO_BYTE _A01 :1;\r
+    IO_BYTE _A02 :1;\r
+    IO_BYTE _A03 :1;\r
+    IO_BYTE _A04 :1;\r
+    IO_BYTE _A05 :1;\r
+    IO_BYTE _A06 :1;\r
+    IO_BYTE _A07 :1;\r
+  }bit;\r
+ }EBAE0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A08 :1;\r
+    IO_BYTE _A09 :1;\r
+    IO_BYTE _A10 :1;\r
+    IO_BYTE _A11 :1;\r
+    IO_BYTE _A12 :1;\r
+    IO_BYTE _A13 :1;\r
+    IO_BYTE _A14 :1;\r
+    IO_BYTE _A15 :1;\r
+  }bit;\r
+ }EBAE1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _A16 :1;\r
+    IO_BYTE _A17 :1;\r
+    IO_BYTE _A18 :1;\r
+    IO_BYTE _A19 :1;\r
+    IO_BYTE _A20 :1;\r
+    IO_BYTE _A21 :1;\r
+    IO_BYTE _A22 :1;\r
+    IO_BYTE _A23 :1;\r
+  }bit;\r
+ }EBAE2STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LBE :1;\r
+    IO_BYTE _UBE :1;\r
+    IO_BYTE _WRLE :1;\r
+    IO_BYTE _WRHE :1;\r
+    IO_BYTE _RDE :1;\r
+    IO_BYTE _ASE :1;\r
+    IO_BYTE _ASL :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }EBCSSTR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INIT :1;\r
+    IO_WORD _IE :1;\r
+    IO_WORD _SIE :1;\r
+    IO_WORD _EIE :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _DAR :1;\r
+    IO_WORD _CCE :1;\r
+    IO_WORD _TEST :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }CTRLR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INIT :1;\r
+    IO_BYTE _IE :1;\r
+    IO_BYTE _SIE :1;\r
+    IO_BYTE _EIE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _DAR :1;\r
+    IO_BYTE _CCE :1;\r
+    IO_BYTE _TEST :1;\r
+  }bit;\r
+ }CTRLRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }CTRLRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _LEC0 :1;\r
+    IO_WORD _LEC1 :1;\r
+    IO_WORD _LEC2 :1;\r
+    IO_WORD _TXOK :1;\r
+    IO_WORD _RXOK :1;\r
+    IO_WORD _EPASS :1;\r
+    IO_WORD _EWARN :1;\r
+    IO_WORD _BOFF :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _LEC :3;\r
+  }bitc;\r
+ }STATR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LEC0 :1;\r
+    IO_BYTE _LEC1 :1;\r
+    IO_BYTE _LEC2 :1;\r
+    IO_BYTE _TXOK :1;\r
+    IO_BYTE _RXOK :1;\r
+    IO_BYTE _EPASS :1;\r
+    IO_BYTE _EWARN :1;\r
+    IO_BYTE _BOFF :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _LEC :3;\r
+  }bitc;\r
+ }STATRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }STATRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TEC0 :1;\r
+    IO_WORD _TEC1 :1;\r
+    IO_WORD _TEC2 :1;\r
+    IO_WORD _TEC3 :1;\r
+    IO_WORD _TEC4 :1;\r
+    IO_WORD _TEC5 :1;\r
+    IO_WORD _TEC6 :1;\r
+    IO_WORD _TEC7 :1;\r
+    IO_WORD _REC0 :1;\r
+    IO_WORD _REC1 :1;\r
+    IO_WORD _REC2 :1;\r
+    IO_WORD _REC3 :1;\r
+    IO_WORD _REC4 :1;\r
+    IO_WORD _REC5 :1;\r
+    IO_WORD _REC6 :1;\r
+    IO_WORD _RP :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TEC :8;\r
+    IO_WORD _REC :7;\r
+  }bitc;\r
+ }ERRCNT0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TEC0 :1;\r
+    IO_BYTE _TEC1 :1;\r
+    IO_BYTE _TEC2 :1;\r
+    IO_BYTE _TEC3 :1;\r
+    IO_BYTE _TEC4 :1;\r
+    IO_BYTE _TEC5 :1;\r
+    IO_BYTE _TEC6 :1;\r
+    IO_BYTE _TEC7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TEC :8;\r
+  }bitc;\r
+ }ERRCNTL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _REC0 :1;\r
+    IO_BYTE _REC1 :1;\r
+    IO_BYTE _REC2 :1;\r
+    IO_BYTE _REC3 :1;\r
+    IO_BYTE _REC4 :1;\r
+    IO_BYTE _REC5 :1;\r
+    IO_BYTE _REC6 :1;\r
+    IO_BYTE _RP :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _REC :7;\r
+  }bitc;\r
+ }ERRCNTH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BRP0 :1;\r
+    IO_WORD _BRP1 :1;\r
+    IO_WORD _BRP2 :1;\r
+    IO_WORD _BRP3 :1;\r
+    IO_WORD _BRP4 :1;\r
+    IO_WORD _BRP5 :1;\r
+    IO_WORD _SJW0 :1;\r
+    IO_WORD _SJW1 :1;\r
+    IO_WORD _TSEG10 :1;\r
+    IO_WORD _TSEG11 :1;\r
+    IO_WORD _TSEG12 :1;\r
+    IO_WORD _TSEG13 :1;\r
+    IO_WORD _TSEG20 :1;\r
+    IO_WORD _TSEG21 :1;\r
+    IO_WORD _TSEG22 :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BRP :6;\r
+    IO_WORD _SJW :2;\r
+    IO_WORD _TSEG1 :4;\r
+    IO_WORD _TSEG2 :3;\r
+  }bitc;\r
+ }BTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BRP0 :1;\r
+    IO_BYTE _BRP1 :1;\r
+    IO_BYTE _BRP2 :1;\r
+    IO_BYTE _BRP3 :1;\r
+    IO_BYTE _BRP4 :1;\r
+    IO_BYTE _BRP5 :1;\r
+    IO_BYTE _SJW0 :1;\r
+    IO_BYTE _SJW1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _BRP :6;\r
+    IO_BYTE _SJW :2;\r
+  }bitc;\r
+ }BTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEG10 :1;\r
+    IO_BYTE _TSEG11 :1;\r
+    IO_BYTE _TSEG12 :1;\r
+    IO_BYTE _TSEG13 :1;\r
+    IO_BYTE _TSEG20 :1;\r
+    IO_BYTE _TSEG21 :1;\r
+    IO_BYTE _TSEG22 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEG1 :4;\r
+    IO_BYTE _TSEG2 :3;\r
+  }bitc;\r
+ }BTRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTID0 :1;\r
+    IO_WORD _INTID1 :1;\r
+    IO_WORD _INTID2 :1;\r
+    IO_WORD _INTID3 :1;\r
+    IO_WORD _INTID4 :1;\r
+    IO_WORD _INTID5 :1;\r
+    IO_WORD _INTID6 :1;\r
+    IO_WORD _INTID7 :1;\r
+    IO_WORD _INTID8 :1;\r
+    IO_WORD _INTID9 :1;\r
+    IO_WORD _INTID10 :1;\r
+    IO_WORD _INTID11 :1;\r
+    IO_WORD _INTID12 :1;\r
+    IO_WORD _INTID13 :1;\r
+    IO_WORD _INTID14 :1;\r
+    IO_WORD _INTID15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _INTID :16;\r
+  }bitc;\r
+ }INTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTID0 :1;\r
+    IO_BYTE _INTID1 :1;\r
+    IO_BYTE _INTID2 :1;\r
+    IO_BYTE _INTID3 :1;\r
+    IO_BYTE _INTID4 :1;\r
+    IO_BYTE _INTID5 :1;\r
+    IO_BYTE _INTID6 :1;\r
+    IO_BYTE _INTID7 :1;\r
+  }bit;\r
+ }INTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTID8 :1;\r
+    IO_BYTE _INTID9 :1;\r
+    IO_BYTE _INTID10 :1;\r
+    IO_BYTE _INTID11 :1;\r
+    IO_BYTE _INTID12 :1;\r
+    IO_BYTE _INTID13 :1;\r
+    IO_BYTE _INTID14 :1;\r
+    IO_BYTE _INTID15 :1;\r
+  }bit;\r
+ }INTRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BASIC :1;\r
+    IO_WORD _SILENT :1;\r
+    IO_WORD _LBACK :1;\r
+    IO_WORD _TX0 :1;\r
+    IO_WORD _TX1 :1;\r
+    IO_WORD _RX :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }TESTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BASIC :1;\r
+    IO_BYTE _SILENT :1;\r
+    IO_BYTE _LBACK :1;\r
+    IO_BYTE _TX0 :1;\r
+    IO_BYTE _TX1 :1;\r
+    IO_BYTE _RX :1;\r
+  }bit;\r
+ }TESTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }TESTRH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BRPE0 :1;\r
+    IO_WORD _BRPE1 :1;\r
+    IO_WORD _BRPE2 :1;\r
+    IO_WORD _BRPE3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BRPE :4;\r
+  }bitc;\r
+ }BRPER0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BRPE0 :1;\r
+    IO_BYTE _BRPE1 :1;\r
+    IO_BYTE _BRPE2 :1;\r
+    IO_BYTE _BRPE3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _BRPE :4;\r
+  }bitc;\r
+ }BRPERL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }BRPERH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGN0 :1;\r
+    IO_WORD _MSGN1 :1;\r
+    IO_WORD _MSGN2 :1;\r
+    IO_WORD _MSGN3 :1;\r
+    IO_WORD _MSGN4 :1;\r
+    IO_WORD _MSGN5 :1;\r
+    IO_WORD _MSGN6 :1;\r
+    IO_WORD _MSGN7 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+ }IF1CREQ0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGN0 :1;\r
+    IO_BYTE _MSGN1 :1;\r
+    IO_BYTE _MSGN2 :1;\r
+    IO_BYTE _MSGN3 :1;\r
+    IO_BYTE _MSGN4 :1;\r
+    IO_BYTE _MSGN5 :1;\r
+    IO_BYTE _MSGN6 :1;\r
+    IO_BYTE _MSGN7 :1;\r
+  }bit;\r
+ }IF1CREQL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+ }IF1CREQH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DATAB :1;\r
+    IO_WORD _DATAA :1;\r
+    IO_WORD _TXREQ :1;\r
+    IO_WORD _CIP :1;\r
+    IO_WORD _CONTROL :1;\r
+    IO_WORD _ARB :1;\r
+    IO_WORD _MASK :1;\r
+    IO_WORD _WRRD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1CMSK0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DATAB :1;\r
+    IO_BYTE _DATAA :1;\r
+    IO_BYTE _TXREQ :1;\r
+    IO_BYTE _CIP :1;\r
+    IO_BYTE _CONTROL :1;\r
+    IO_BYTE _ARB :1;\r
+    IO_BYTE _MASK :1;\r
+    IO_BYTE _WRRD :1;\r
+  }bit;\r
+ }IF1CMSKL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1CMSKH0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSK0 :1;\r
+    IO_LWORD _MSK1 :1;\r
+    IO_LWORD _MSK2 :1;\r
+    IO_LWORD _MSK3 :1;\r
+    IO_LWORD _MSK4 :1;\r
+    IO_LWORD _MSK5 :1;\r
+    IO_LWORD _MSK6 :1;\r
+    IO_LWORD _MSK7 :1;\r
+    IO_LWORD _MSK8 :1;\r
+    IO_LWORD _MSK9 :1;\r
+    IO_LWORD _MSK10 :1;\r
+    IO_LWORD _MSK11 :1;\r
+    IO_LWORD _MSK12 :1;\r
+    IO_LWORD _MSK13 :1;\r
+    IO_LWORD _MSK14 :1;\r
+    IO_LWORD _MSK15 :1;\r
+    IO_LWORD _MSK16 :1;\r
+    IO_LWORD _MSK17 :1;\r
+    IO_LWORD _MSK18 :1;\r
+    IO_LWORD _MSK19 :1;\r
+    IO_LWORD _MSK20 :1;\r
+    IO_LWORD _MSK21 :1;\r
+    IO_LWORD _MSK22 :1;\r
+    IO_LWORD _MSK23 :1;\r
+    IO_LWORD _MSK24 :1;\r
+    IO_LWORD _MSK25 :1;\r
+    IO_LWORD _MSK26 :1;\r
+    IO_LWORD _MSK27 :1;\r
+    IO_LWORD _MSK28 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD _MDIR :1;\r
+    IO_LWORD _MXTD :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSK :29;\r
+  }bitc;\r
+ }IF1MSK0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK0 :1;\r
+    IO_WORD _MSK1 :1;\r
+    IO_WORD _MSK2 :1;\r
+    IO_WORD _MSK3 :1;\r
+    IO_WORD _MSK4 :1;\r
+    IO_WORD _MSK5 :1;\r
+    IO_WORD _MSK6 :1;\r
+    IO_WORD _MSK7 :1;\r
+    IO_WORD _MSK8 :1;\r
+    IO_WORD _MSK9 :1;\r
+    IO_WORD _MSK10 :1;\r
+    IO_WORD _MSK11 :1;\r
+    IO_WORD _MSK12 :1;\r
+    IO_WORD _MSK13 :1;\r
+    IO_WORD _MSK14 :1;\r
+    IO_WORD _MSK15 :1;\r
+  }bit;\r
+ }IF1MSK10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK0 :1;\r
+    IO_BYTE _MSK1 :1;\r
+    IO_BYTE _MSK2 :1;\r
+    IO_BYTE _MSK3 :1;\r
+    IO_BYTE _MSK4 :1;\r
+    IO_BYTE _MSK5 :1;\r
+    IO_BYTE _MSK6 :1;\r
+    IO_BYTE _MSK7 :1;\r
+  }bit;\r
+ }IF1MSK1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK8 :1;\r
+    IO_BYTE _MSK9 :1;\r
+    IO_BYTE _MSK10 :1;\r
+    IO_BYTE _MSK11 :1;\r
+    IO_BYTE _MSK12 :1;\r
+    IO_BYTE _MSK13 :1;\r
+    IO_BYTE _MSK14 :1;\r
+    IO_BYTE _MSK15 :1;\r
+  }bit;\r
+ }IF1MSK1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK16 :1;\r
+    IO_WORD _MSK17 :1;\r
+    IO_WORD _MSK18 :1;\r
+    IO_WORD _MSK19 :1;\r
+    IO_WORD _MSK20 :1;\r
+    IO_WORD _MSK21 :1;\r
+    IO_WORD _MSK22 :1;\r
+    IO_WORD _MSK23 :1;\r
+    IO_WORD _MSK24 :1;\r
+    IO_WORD _MSK25 :1;\r
+    IO_WORD _MSK26 :1;\r
+    IO_WORD _MSK27 :1;\r
+    IO_WORD _MSK28 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MDIR :1;\r
+    IO_WORD _MXTD :1;\r
+  }bit;\r
+ }IF1MSK20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK16 :1;\r
+    IO_BYTE _MSK17 :1;\r
+    IO_BYTE _MSK18 :1;\r
+    IO_BYTE _MSK19 :1;\r
+    IO_BYTE _MSK20 :1;\r
+    IO_BYTE _MSK21 :1;\r
+    IO_BYTE _MSK22 :1;\r
+    IO_BYTE _MSK23 :1;\r
+  }bit;\r
+ }IF1MSK2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK24 :1;\r
+    IO_BYTE _MSK25 :1;\r
+    IO_BYTE _MSK26 :1;\r
+    IO_BYTE _MSK27 :1;\r
+    IO_BYTE _MSK28 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MDIR :1;\r
+    IO_BYTE _MXTD :1;\r
+  }bit;\r
+ }IF1MSK2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _ID0 :1;\r
+    IO_LWORD _ID1 :1;\r
+    IO_LWORD _ID2 :1;\r
+    IO_LWORD _ID3 :1;\r
+    IO_LWORD _ID4 :1;\r
+    IO_LWORD _ID5 :1;\r
+    IO_LWORD _ID6 :1;\r
+    IO_LWORD _ID7 :1;\r
+    IO_LWORD _ID8 :1;\r
+    IO_LWORD _ID9 :1;\r
+    IO_LWORD _ID10 :1;\r
+    IO_LWORD _ID11 :1;\r
+    IO_LWORD _ID12 :1;\r
+    IO_LWORD _ID13 :1;\r
+    IO_LWORD _ID14 :1;\r
+    IO_LWORD _ID15 :1;\r
+    IO_LWORD _ID16 :1;\r
+    IO_LWORD _ID17 :1;\r
+    IO_LWORD _ID18 :1;\r
+    IO_LWORD _ID19 :1;\r
+    IO_LWORD _ID20 :1;\r
+    IO_LWORD _ID21 :1;\r
+    IO_LWORD _ID22 :1;\r
+    IO_LWORD _ID23 :1;\r
+    IO_LWORD _ID24 :1;\r
+    IO_LWORD _ID25 :1;\r
+    IO_LWORD _ID26 :1;\r
+    IO_LWORD _ID27 :1;\r
+    IO_LWORD _ID28 :1;\r
+    IO_LWORD _DIR :1;\r
+    IO_LWORD _XTD :1;\r
+    IO_LWORD _MSGVAL :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _ID :29;\r
+  }bitc;\r
+ }IF1ARB0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID0 :1;\r
+    IO_WORD _ID1 :1;\r
+    IO_WORD _ID2 :1;\r
+    IO_WORD _ID3 :1;\r
+    IO_WORD _ID4 :1;\r
+    IO_WORD _ID5 :1;\r
+    IO_WORD _ID6 :1;\r
+    IO_WORD _ID7 :1;\r
+    IO_WORD _ID8 :1;\r
+    IO_WORD _ID9 :1;\r
+    IO_WORD _ID10 :1;\r
+    IO_WORD _ID11 :1;\r
+    IO_WORD _ID12 :1;\r
+    IO_WORD _ID13 :1;\r
+    IO_WORD _ID14 :1;\r
+    IO_WORD _ID15 :1;\r
+  }bit;\r
+ }IF1ARB10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID0 :1;\r
+    IO_BYTE _ID1 :1;\r
+    IO_BYTE _ID2 :1;\r
+    IO_BYTE _ID3 :1;\r
+    IO_BYTE _ID4 :1;\r
+    IO_BYTE _ID5 :1;\r
+    IO_BYTE _ID6 :1;\r
+    IO_BYTE _ID7 :1;\r
+  }bit;\r
+ }IF1ARB1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID8 :1;\r
+    IO_BYTE _ID9 :1;\r
+    IO_BYTE _ID10 :1;\r
+    IO_BYTE _ID11 :1;\r
+    IO_BYTE _ID12 :1;\r
+    IO_BYTE _ID13 :1;\r
+    IO_BYTE _ID14 :1;\r
+    IO_BYTE _ID15 :1;\r
+  }bit;\r
+ }IF1ARB1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID16 :1;\r
+    IO_WORD _ID17 :1;\r
+    IO_WORD _ID18 :1;\r
+    IO_WORD _ID19 :1;\r
+    IO_WORD _ID20 :1;\r
+    IO_WORD _ID21 :1;\r
+    IO_WORD _ID22 :1;\r
+    IO_WORD _ID23 :1;\r
+    IO_WORD _ID24 :1;\r
+    IO_WORD _ID25 :1;\r
+    IO_WORD _ID26 :1;\r
+    IO_WORD _ID27 :1;\r
+    IO_WORD _ID28 :1;\r
+    IO_WORD _DIR :1;\r
+    IO_WORD _XTD :1;\r
+    IO_WORD _MSGVAL :1;\r
+  }bit;\r
+ }IF1ARB20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID16 :1;\r
+    IO_BYTE _ID17 :1;\r
+    IO_BYTE _ID18 :1;\r
+    IO_BYTE _ID19 :1;\r
+    IO_BYTE _ID20 :1;\r
+    IO_BYTE _ID21 :1;\r
+    IO_BYTE _ID22 :1;\r
+    IO_BYTE _ID23 :1;\r
+  }bit;\r
+ }IF1ARB2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID24 :1;\r
+    IO_BYTE _ID25 :1;\r
+    IO_BYTE _ID26 :1;\r
+    IO_BYTE _ID27 :1;\r
+    IO_BYTE _ID28 :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _XTD :1;\r
+    IO_BYTE _MSGVAL :1;\r
+  }bit;\r
+ }IF1ARB2H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DLC0 :1;\r
+    IO_WORD _DLC1 :1;\r
+    IO_WORD _DLC2 :1;\r
+    IO_WORD _DLC3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _EOB :1;\r
+    IO_WORD _TXRQST :1;\r
+    IO_WORD _RMTEN :1;\r
+    IO_WORD _RXIE :1;\r
+    IO_WORD _TXIE :1;\r
+    IO_WORD _UMASK :1;\r
+    IO_WORD _INTPND :1;\r
+    IO_WORD _MSGLST :1;\r
+    IO_WORD _NEWDAT :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _DLC :4;\r
+  }bitc;\r
+ }IF1MCTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DLC0 :1;\r
+    IO_BYTE _DLC1 :1;\r
+    IO_BYTE _DLC2 :1;\r
+    IO_BYTE _DLC3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EOB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DLC :4;\r
+  }bitc;\r
+ }IF1MCTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST :1;\r
+    IO_BYTE _RMTEN :1;\r
+    IO_BYTE _RXIE :1;\r
+    IO_BYTE _TXIE :1;\r
+    IO_BYTE _UMASK :1;\r
+    IO_BYTE _INTPND :1;\r
+    IO_BYTE _MSGLST :1;\r
+    IO_BYTE _NEWDAT :1;\r
+  }bit;\r
+ }IF1MCTRH0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF1DTA0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTA10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTA20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF1DTB0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTB10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTB20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB2H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGN0 :1;\r
+    IO_WORD _MSGN1 :1;\r
+    IO_WORD _MSGN2 :1;\r
+    IO_WORD _MSGN3 :1;\r
+    IO_WORD _MSGN4 :1;\r
+    IO_WORD _MSGN5 :1;\r
+    IO_WORD _MSGN6 :1;\r
+    IO_WORD _MSGN7 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+ }IF2CREQ0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGN0 :1;\r
+    IO_BYTE _MSGN1 :1;\r
+    IO_BYTE _MSGN2 :1;\r
+    IO_BYTE _MSGN3 :1;\r
+    IO_BYTE _MSGN4 :1;\r
+    IO_BYTE _MSGN5 :1;\r
+    IO_BYTE _MSGN6 :1;\r
+    IO_BYTE _MSGN7 :1;\r
+  }bit;\r
+ }IF2CREQL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+ }IF2CREQH0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DATAB :1;\r
+    IO_WORD _DATAA :1;\r
+    IO_WORD _TXREQ :1;\r
+    IO_WORD _CIP :1;\r
+    IO_WORD _CONTROL :1;\r
+    IO_WORD _ARB :1;\r
+    IO_WORD _MASK :1;\r
+    IO_WORD _WRRD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2CMSK0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DATAB :1;\r
+    IO_BYTE _DATAA :1;\r
+    IO_BYTE _TXREQ :1;\r
+    IO_BYTE _CIP :1;\r
+    IO_BYTE _CONTROL :1;\r
+    IO_BYTE _ARB :1;\r
+    IO_BYTE _MASK :1;\r
+    IO_BYTE _WRRD :1;\r
+  }bit;\r
+ }IF2CMSKL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2CMSKH0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSK0 :1;\r
+    IO_LWORD _MSK1 :1;\r
+    IO_LWORD _MSK2 :1;\r
+    IO_LWORD _MSK3 :1;\r
+    IO_LWORD _MSK4 :1;\r
+    IO_LWORD _MSK5 :1;\r
+    IO_LWORD _MSK6 :1;\r
+    IO_LWORD _MSK7 :1;\r
+    IO_LWORD _MSK8 :1;\r
+    IO_LWORD _MSK9 :1;\r
+    IO_LWORD _MSK10 :1;\r
+    IO_LWORD _MSK11 :1;\r
+    IO_LWORD _MSK12 :1;\r
+    IO_LWORD _MSK13 :1;\r
+    IO_LWORD _MSK14 :1;\r
+    IO_LWORD _MSK15 :1;\r
+    IO_LWORD _MSK16 :1;\r
+    IO_LWORD _MSK17 :1;\r
+    IO_LWORD _MSK18 :1;\r
+    IO_LWORD _MSK19 :1;\r
+    IO_LWORD _MSK20 :1;\r
+    IO_LWORD _MSK21 :1;\r
+    IO_LWORD _MSK22 :1;\r
+    IO_LWORD _MSK23 :1;\r
+    IO_LWORD _MSK24 :1;\r
+    IO_LWORD _MSK25 :1;\r
+    IO_LWORD _MSK26 :1;\r
+    IO_LWORD _MSK27 :1;\r
+    IO_LWORD _MSK28 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD _MDIR :1;\r
+    IO_LWORD _MXTD :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSK :29;\r
+  }bitc;\r
+ }IF2MSK0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK0 :1;\r
+    IO_WORD _MSK1 :1;\r
+    IO_WORD _MSK2 :1;\r
+    IO_WORD _MSK3 :1;\r
+    IO_WORD _MSK4 :1;\r
+    IO_WORD _MSK5 :1;\r
+    IO_WORD _MSK6 :1;\r
+    IO_WORD _MSK7 :1;\r
+    IO_WORD _MSK8 :1;\r
+    IO_WORD _MSK9 :1;\r
+    IO_WORD _MSK10 :1;\r
+    IO_WORD _MSK11 :1;\r
+    IO_WORD _MSK12 :1;\r
+    IO_WORD _MSK13 :1;\r
+    IO_WORD _MSK14 :1;\r
+    IO_WORD _MSK15 :1;\r
+  }bit;\r
+ }IF2MSK10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK0 :1;\r
+    IO_BYTE _MSK1 :1;\r
+    IO_BYTE _MSK2 :1;\r
+    IO_BYTE _MSK3 :1;\r
+    IO_BYTE _MSK4 :1;\r
+    IO_BYTE _MSK5 :1;\r
+    IO_BYTE _MSK6 :1;\r
+    IO_BYTE _MSK7 :1;\r
+  }bit;\r
+ }IF2MSK1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK8 :1;\r
+    IO_BYTE _MSK9 :1;\r
+    IO_BYTE _MSK10 :1;\r
+    IO_BYTE _MSK11 :1;\r
+    IO_BYTE _MSK12 :1;\r
+    IO_BYTE _MSK13 :1;\r
+    IO_BYTE _MSK14 :1;\r
+    IO_BYTE _MSK15 :1;\r
+  }bit;\r
+ }IF2MSK1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK16 :1;\r
+    IO_WORD _MSK17 :1;\r
+    IO_WORD _MSK18 :1;\r
+    IO_WORD _MSK19 :1;\r
+    IO_WORD _MSK20 :1;\r
+    IO_WORD _MSK21 :1;\r
+    IO_WORD _MSK22 :1;\r
+    IO_WORD _MSK23 :1;\r
+    IO_WORD _MSK24 :1;\r
+    IO_WORD _MSK25 :1;\r
+    IO_WORD _MSK26 :1;\r
+    IO_WORD _MSK27 :1;\r
+    IO_WORD _MSK28 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MDIR :1;\r
+    IO_WORD _MXTD :1;\r
+  }bit;\r
+ }IF2MSK20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK16 :1;\r
+    IO_BYTE _MSK17 :1;\r
+    IO_BYTE _MSK18 :1;\r
+    IO_BYTE _MSK19 :1;\r
+    IO_BYTE _MSK20 :1;\r
+    IO_BYTE _MSK21 :1;\r
+    IO_BYTE _MSK22 :1;\r
+    IO_BYTE _MSK23 :1;\r
+  }bit;\r
+ }IF2MSK2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK24 :1;\r
+    IO_BYTE _MSK25 :1;\r
+    IO_BYTE _MSK26 :1;\r
+    IO_BYTE _MSK27 :1;\r
+    IO_BYTE _MSK28 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MDIR :1;\r
+    IO_BYTE _MXTD :1;\r
+  }bit;\r
+ }IF2MSK2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _ID0 :1;\r
+    IO_LWORD _ID1 :1;\r
+    IO_LWORD _ID2 :1;\r
+    IO_LWORD _ID3 :1;\r
+    IO_LWORD _ID4 :1;\r
+    IO_LWORD _ID5 :1;\r
+    IO_LWORD _ID6 :1;\r
+    IO_LWORD _ID7 :1;\r
+    IO_LWORD _ID8 :1;\r
+    IO_LWORD _ID9 :1;\r
+    IO_LWORD _ID10 :1;\r
+    IO_LWORD _ID11 :1;\r
+    IO_LWORD _ID12 :1;\r
+    IO_LWORD _ID13 :1;\r
+    IO_LWORD _ID14 :1;\r
+    IO_LWORD _ID15 :1;\r
+    IO_LWORD _ID16 :1;\r
+    IO_LWORD _ID17 :1;\r
+    IO_LWORD _ID18 :1;\r
+    IO_LWORD _ID19 :1;\r
+    IO_LWORD _ID20 :1;\r
+    IO_LWORD _ID21 :1;\r
+    IO_LWORD _ID22 :1;\r
+    IO_LWORD _ID23 :1;\r
+    IO_LWORD _ID24 :1;\r
+    IO_LWORD _ID25 :1;\r
+    IO_LWORD _ID26 :1;\r
+    IO_LWORD _ID27 :1;\r
+    IO_LWORD _ID28 :1;\r
+    IO_LWORD _DIR :1;\r
+    IO_LWORD _XTD :1;\r
+    IO_LWORD _MSGVAL :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _ID :29;\r
+  }bitc;\r
+ }IF2ARB0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID0 :1;\r
+    IO_WORD _ID1 :1;\r
+    IO_WORD _ID2 :1;\r
+    IO_WORD _ID3 :1;\r
+    IO_WORD _ID4 :1;\r
+    IO_WORD _ID5 :1;\r
+    IO_WORD _ID6 :1;\r
+    IO_WORD _ID7 :1;\r
+    IO_WORD _ID8 :1;\r
+    IO_WORD _ID9 :1;\r
+    IO_WORD _ID10 :1;\r
+    IO_WORD _ID11 :1;\r
+    IO_WORD _ID12 :1;\r
+    IO_WORD _ID13 :1;\r
+    IO_WORD _ID14 :1;\r
+    IO_WORD _ID15 :1;\r
+  }bit;\r
+ }IF2ARB10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID0 :1;\r
+    IO_BYTE _ID1 :1;\r
+    IO_BYTE _ID2 :1;\r
+    IO_BYTE _ID3 :1;\r
+    IO_BYTE _ID4 :1;\r
+    IO_BYTE _ID5 :1;\r
+    IO_BYTE _ID6 :1;\r
+    IO_BYTE _ID7 :1;\r
+  }bit;\r
+ }IF2ARB1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID8 :1;\r
+    IO_BYTE _ID9 :1;\r
+    IO_BYTE _ID10 :1;\r
+    IO_BYTE _ID11 :1;\r
+    IO_BYTE _ID12 :1;\r
+    IO_BYTE _ID13 :1;\r
+    IO_BYTE _ID14 :1;\r
+    IO_BYTE _ID15 :1;\r
+  }bit;\r
+ }IF2ARB1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID16 :1;\r
+    IO_WORD _ID17 :1;\r
+    IO_WORD _ID18 :1;\r
+    IO_WORD _ID19 :1;\r
+    IO_WORD _ID20 :1;\r
+    IO_WORD _ID21 :1;\r
+    IO_WORD _ID22 :1;\r
+    IO_WORD _ID23 :1;\r
+    IO_WORD _ID24 :1;\r
+    IO_WORD _ID25 :1;\r
+    IO_WORD _ID26 :1;\r
+    IO_WORD _ID27 :1;\r
+    IO_WORD _ID28 :1;\r
+    IO_WORD _DIR :1;\r
+    IO_WORD _XTD :1;\r
+    IO_WORD _MSGVAL :1;\r
+  }bit;\r
+ }IF2ARB20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID16 :1;\r
+    IO_BYTE _ID17 :1;\r
+    IO_BYTE _ID18 :1;\r
+    IO_BYTE _ID19 :1;\r
+    IO_BYTE _ID20 :1;\r
+    IO_BYTE _ID21 :1;\r
+    IO_BYTE _ID22 :1;\r
+    IO_BYTE _ID23 :1;\r
+  }bit;\r
+ }IF2ARB2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID24 :1;\r
+    IO_BYTE _ID25 :1;\r
+    IO_BYTE _ID26 :1;\r
+    IO_BYTE _ID27 :1;\r
+    IO_BYTE _ID28 :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _XTD :1;\r
+    IO_BYTE _MSGVAL :1;\r
+  }bit;\r
+ }IF2ARB2H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DLC0 :1;\r
+    IO_WORD _DLC1 :1;\r
+    IO_WORD _DLC2 :1;\r
+    IO_WORD _DLC3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _EOB :1;\r
+    IO_WORD _TXRQST :1;\r
+    IO_WORD _RMTEN :1;\r
+    IO_WORD _RXIE :1;\r
+    IO_WORD _TXIE :1;\r
+    IO_WORD _UMASK :1;\r
+    IO_WORD _INTPND :1;\r
+    IO_WORD _MSGLST :1;\r
+    IO_WORD _NEWDAT :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _DLC :4;\r
+  }bitc;\r
+ }IF2MCTR0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DLC0 :1;\r
+    IO_BYTE _DLC1 :1;\r
+    IO_BYTE _DLC2 :1;\r
+    IO_BYTE _DLC3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EOB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DLC :4;\r
+  }bitc;\r
+ }IF2MCTRL0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST :1;\r
+    IO_BYTE _RMTEN :1;\r
+    IO_BYTE _RXIE :1;\r
+    IO_BYTE _TXIE :1;\r
+    IO_BYTE _UMASK :1;\r
+    IO_BYTE _INTPND :1;\r
+    IO_BYTE _MSGLST :1;\r
+    IO_BYTE _NEWDAT :1;\r
+  }bit;\r
+ }IF2MCTRH0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF2DTA0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTA10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTA20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF2DTB0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTB10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTB20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _TXRQST1 :1;\r
+    IO_LWORD _TXRQST2 :1;\r
+    IO_LWORD _TXRQST3 :1;\r
+    IO_LWORD _TXRQST4 :1;\r
+    IO_LWORD _TXRQST5 :1;\r
+    IO_LWORD _TXRQST6 :1;\r
+    IO_LWORD _TXRQST7 :1;\r
+    IO_LWORD _TXRQST8 :1;\r
+    IO_LWORD _TXRQST9 :1;\r
+    IO_LWORD _TXRQST10 :1;\r
+    IO_LWORD _TXRQST11 :1;\r
+    IO_LWORD _TXRQST12 :1;\r
+    IO_LWORD _TXRQST13 :1;\r
+    IO_LWORD _TXRQST14 :1;\r
+    IO_LWORD _TXRQST15 :1;\r
+    IO_LWORD _TXRQST16 :1;\r
+    IO_LWORD _TXRQST17 :1;\r
+    IO_LWORD _TXRQST18 :1;\r
+    IO_LWORD _TXRQST19 :1;\r
+    IO_LWORD _TXRQST20 :1;\r
+    IO_LWORD _TXRQST21 :1;\r
+    IO_LWORD _TXRQST22 :1;\r
+    IO_LWORD _TXRQST23 :1;\r
+    IO_LWORD _TXRQST24 :1;\r
+    IO_LWORD _TXRQST25 :1;\r
+    IO_LWORD _TXRQST26 :1;\r
+    IO_LWORD _TXRQST27 :1;\r
+    IO_LWORD _TXRQST28 :1;\r
+    IO_LWORD _TXRQST29 :1;\r
+    IO_LWORD _TXRQST30 :1;\r
+    IO_LWORD _TXRQST31 :1;\r
+    IO_LWORD _TXRQST32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _TXRQST :32;\r
+  }bitc;\r
+ }TREQR0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TXRQST1 :1;\r
+    IO_WORD _TXRQST2 :1;\r
+    IO_WORD _TXRQST3 :1;\r
+    IO_WORD _TXRQST4 :1;\r
+    IO_WORD _TXRQST5 :1;\r
+    IO_WORD _TXRQST6 :1;\r
+    IO_WORD _TXRQST7 :1;\r
+    IO_WORD _TXRQST8 :1;\r
+    IO_WORD _TXRQST9 :1;\r
+    IO_WORD _TXRQST10 :1;\r
+    IO_WORD _TXRQST11 :1;\r
+    IO_WORD _TXRQST12 :1;\r
+    IO_WORD _TXRQST13 :1;\r
+    IO_WORD _TXRQST14 :1;\r
+    IO_WORD _TXRQST15 :1;\r
+    IO_WORD _TXRQST16 :1;\r
+  }bit;\r
+ }TREQR10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST1 :1;\r
+    IO_BYTE _TXRQST2 :1;\r
+    IO_BYTE _TXRQST3 :1;\r
+    IO_BYTE _TXRQST4 :1;\r
+    IO_BYTE _TXRQST5 :1;\r
+    IO_BYTE _TXRQST6 :1;\r
+    IO_BYTE _TXRQST7 :1;\r
+    IO_BYTE _TXRQST8 :1;\r
+  }bit;\r
+ }TREQR1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST9 :1;\r
+    IO_BYTE _TXRQST10 :1;\r
+    IO_BYTE _TXRQST11 :1;\r
+    IO_BYTE _TXRQST12 :1;\r
+    IO_BYTE _TXRQST13 :1;\r
+    IO_BYTE _TXRQST14 :1;\r
+    IO_BYTE _TXRQST15 :1;\r
+    IO_BYTE _TXRQST16 :1;\r
+  }bit;\r
+ }TREQR1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TXRQST17 :1;\r
+    IO_WORD _TXRQST18 :1;\r
+    IO_WORD _TXRQST19 :1;\r
+    IO_WORD _TXRQST20 :1;\r
+    IO_WORD _TXRQST21 :1;\r
+    IO_WORD _TXRQST22 :1;\r
+    IO_WORD _TXRQST23 :1;\r
+    IO_WORD _TXRQST24 :1;\r
+    IO_WORD _TXRQST25 :1;\r
+    IO_WORD _TXRQST26 :1;\r
+    IO_WORD _TXRQST27 :1;\r
+    IO_WORD _TXRQST28 :1;\r
+    IO_WORD _TXRQST29 :1;\r
+    IO_WORD _TXRQST30 :1;\r
+    IO_WORD _TXRQST31 :1;\r
+    IO_WORD _TXRQST32 :1;\r
+  }bit;\r
+ }TREQR20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST17 :1;\r
+    IO_BYTE _TXRQST18 :1;\r
+    IO_BYTE _TXRQST19 :1;\r
+    IO_BYTE _TXRQST20 :1;\r
+    IO_BYTE _TXRQST21 :1;\r
+    IO_BYTE _TXRQST22 :1;\r
+    IO_BYTE _TXRQST23 :1;\r
+    IO_BYTE _TXRQST24 :1;\r
+  }bit;\r
+ }TREQR2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST25 :1;\r
+    IO_BYTE _TXRQST26 :1;\r
+    IO_BYTE _TXRQST27 :1;\r
+    IO_BYTE _TXRQST28 :1;\r
+    IO_BYTE _TXRQST29 :1;\r
+    IO_BYTE _TXRQST30 :1;\r
+    IO_BYTE _TXRQST31 :1;\r
+    IO_BYTE _TXRQST32 :1;\r
+  }bit;\r
+ }TREQR2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _NEWDAT1 :1;\r
+    IO_LWORD _NEWDAT2 :1;\r
+    IO_LWORD _NEWDAT3 :1;\r
+    IO_LWORD _NEWDAT4 :1;\r
+    IO_LWORD _NEWDAT5 :1;\r
+    IO_LWORD _NEWDAT6 :1;\r
+    IO_LWORD _NEWDAT7 :1;\r
+    IO_LWORD _NEWDAT8 :1;\r
+    IO_LWORD _NEWDAT9 :1;\r
+    IO_LWORD _NEWDAT10 :1;\r
+    IO_LWORD _NEWDAT11 :1;\r
+    IO_LWORD _NEWDAT12 :1;\r
+    IO_LWORD _NEWDAT13 :1;\r
+    IO_LWORD _NEWDAT14 :1;\r
+    IO_LWORD _NEWDAT15 :1;\r
+    IO_LWORD _NEWDAT16 :1;\r
+    IO_LWORD _NEWDAT17 :1;\r
+    IO_LWORD _NEWDAT18 :1;\r
+    IO_LWORD _NEWDAT19 :1;\r
+    IO_LWORD _NEWDAT20 :1;\r
+    IO_LWORD _NEWDAT21 :1;\r
+    IO_LWORD _NEWDAT22 :1;\r
+    IO_LWORD _NEWDAT23 :1;\r
+    IO_LWORD _NEWDAT24 :1;\r
+    IO_LWORD _NEWDAT25 :1;\r
+    IO_LWORD _NEWDAT26 :1;\r
+    IO_LWORD _NEWDAT27 :1;\r
+    IO_LWORD _NEWDAT28 :1;\r
+    IO_LWORD _NEWDAT29 :1;\r
+    IO_LWORD _NEWDAT30 :1;\r
+    IO_LWORD _NEWDAT31 :1;\r
+    IO_LWORD _NEWDAT32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _NEWDAT :32;\r
+  }bitc;\r
+ }NEWDT0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _NEWDAT1 :1;\r
+    IO_WORD _NEWDAT2 :1;\r
+    IO_WORD _NEWDAT3 :1;\r
+    IO_WORD _NEWDAT4 :1;\r
+    IO_WORD _NEWDAT5 :1;\r
+    IO_WORD _NEWDAT6 :1;\r
+    IO_WORD _NEWDAT7 :1;\r
+    IO_WORD _NEWDAT8 :1;\r
+    IO_WORD _NEWDAT9 :1;\r
+    IO_WORD _NEWDAT10 :1;\r
+    IO_WORD _NEWDAT11 :1;\r
+    IO_WORD _NEWDAT12 :1;\r
+    IO_WORD _NEWDAT13 :1;\r
+    IO_WORD _NEWDAT14 :1;\r
+    IO_WORD _NEWDAT15 :1;\r
+    IO_WORD _NEWDAT16 :1;\r
+  }bit;\r
+ }NEWDT10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT1 :1;\r
+    IO_BYTE _NEWDAT2 :1;\r
+    IO_BYTE _NEWDAT3 :1;\r
+    IO_BYTE _NEWDAT4 :1;\r
+    IO_BYTE _NEWDAT5 :1;\r
+    IO_BYTE _NEWDAT6 :1;\r
+    IO_BYTE _NEWDAT7 :1;\r
+    IO_BYTE _NEWDAT8 :1;\r
+  }bit;\r
+ }NEWDT1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT9 :1;\r
+    IO_BYTE _NEWDAT10 :1;\r
+    IO_BYTE _NEWDAT11 :1;\r
+    IO_BYTE _NEWDAT12 :1;\r
+    IO_BYTE _NEWDAT13 :1;\r
+    IO_BYTE _NEWDAT14 :1;\r
+    IO_BYTE _NEWDAT15 :1;\r
+    IO_BYTE _NEWDAT16 :1;\r
+  }bit;\r
+ }NEWDT1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _NEWDAT17 :1;\r
+    IO_WORD _NEWDAT18 :1;\r
+    IO_WORD _NEWDAT19 :1;\r
+    IO_WORD _NEWDAT20 :1;\r
+    IO_WORD _NEWDAT21 :1;\r
+    IO_WORD _NEWDAT22 :1;\r
+    IO_WORD _NEWDAT23 :1;\r
+    IO_WORD _NEWDAT24 :1;\r
+    IO_WORD _NEWDAT25 :1;\r
+    IO_WORD _NEWDAT26 :1;\r
+    IO_WORD _NEWDAT27 :1;\r
+    IO_WORD _NEWDAT28 :1;\r
+    IO_WORD _NEWDAT29 :1;\r
+    IO_WORD _NEWDAT30 :1;\r
+    IO_WORD _NEWDAT31 :1;\r
+    IO_WORD _NEWDAT32 :1;\r
+  }bit;\r
+ }NEWDT20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT17 :1;\r
+    IO_BYTE _NEWDAT18 :1;\r
+    IO_BYTE _NEWDAT19 :1;\r
+    IO_BYTE _NEWDAT20 :1;\r
+    IO_BYTE _NEWDAT21 :1;\r
+    IO_BYTE _NEWDAT22 :1;\r
+    IO_BYTE _NEWDAT23 :1;\r
+    IO_BYTE _NEWDAT24 :1;\r
+  }bit;\r
+ }NEWDT2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT25 :1;\r
+    IO_BYTE _NEWDAT26 :1;\r
+    IO_BYTE _NEWDAT27 :1;\r
+    IO_BYTE _NEWDAT28 :1;\r
+    IO_BYTE _NEWDAT29 :1;\r
+    IO_BYTE _NEWDAT30 :1;\r
+    IO_BYTE _NEWDAT31 :1;\r
+    IO_BYTE _NEWDAT32 :1;\r
+  }bit;\r
+ }NEWDT2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _INTPND1 :1;\r
+    IO_LWORD _INTPND2 :1;\r
+    IO_LWORD _INTPND3 :1;\r
+    IO_LWORD _INTPND4 :1;\r
+    IO_LWORD _INTPND5 :1;\r
+    IO_LWORD _INTPND6 :1;\r
+    IO_LWORD _INTPND7 :1;\r
+    IO_LWORD _INTPND8 :1;\r
+    IO_LWORD _INTPND9 :1;\r
+    IO_LWORD _INTPND10 :1;\r
+    IO_LWORD _INTPND11 :1;\r
+    IO_LWORD _INTPND12 :1;\r
+    IO_LWORD _INTPND13 :1;\r
+    IO_LWORD _INTPND14 :1;\r
+    IO_LWORD _INTPND15 :1;\r
+    IO_LWORD _INTPND16 :1;\r
+    IO_LWORD _INTPND17 :1;\r
+    IO_LWORD _INTPND18 :1;\r
+    IO_LWORD _INTPND19 :1;\r
+    IO_LWORD _INTPND20 :1;\r
+    IO_LWORD _INTPND21 :1;\r
+    IO_LWORD _INTPND22 :1;\r
+    IO_LWORD _INTPND23 :1;\r
+    IO_LWORD _INTPND24 :1;\r
+    IO_LWORD _INTPND25 :1;\r
+    IO_LWORD _INTPND26 :1;\r
+    IO_LWORD _INTPND27 :1;\r
+    IO_LWORD _INTPND28 :1;\r
+    IO_LWORD _INTPND29 :1;\r
+    IO_LWORD _INTPND30 :1;\r
+    IO_LWORD _INTPND31 :1;\r
+    IO_LWORD _INTPND32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _INTPND :32;\r
+  }bitc;\r
+ }INTPND0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTPND1 :1;\r
+    IO_WORD _INTPND2 :1;\r
+    IO_WORD _INTPND3 :1;\r
+    IO_WORD _INTPND4 :1;\r
+    IO_WORD _INTPND5 :1;\r
+    IO_WORD _INTPND6 :1;\r
+    IO_WORD _INTPND7 :1;\r
+    IO_WORD _INTPND8 :1;\r
+    IO_WORD _INTPND9 :1;\r
+    IO_WORD _INTPND10 :1;\r
+    IO_WORD _INTPND11 :1;\r
+    IO_WORD _INTPND12 :1;\r
+    IO_WORD _INTPND13 :1;\r
+    IO_WORD _INTPND14 :1;\r
+    IO_WORD _INTPND15 :1;\r
+    IO_WORD _INTPND16 :1;\r
+  }bit;\r
+ }INTPND10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND1 :1;\r
+    IO_BYTE _INTPND2 :1;\r
+    IO_BYTE _INTPND3 :1;\r
+    IO_BYTE _INTPND4 :1;\r
+    IO_BYTE _INTPND5 :1;\r
+    IO_BYTE _INTPND6 :1;\r
+    IO_BYTE _INTPND7 :1;\r
+    IO_BYTE _INTPND8 :1;\r
+  }bit;\r
+ }INTPND1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND9 :1;\r
+    IO_BYTE _INTPND10 :1;\r
+    IO_BYTE _INTPND11 :1;\r
+    IO_BYTE _INTPND12 :1;\r
+    IO_BYTE _INTPND13 :1;\r
+    IO_BYTE _INTPND14 :1;\r
+    IO_BYTE _INTPND15 :1;\r
+    IO_BYTE _INTPND16 :1;\r
+  }bit;\r
+ }INTPND1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTPND17 :1;\r
+    IO_WORD _INTPND18 :1;\r
+    IO_WORD _INTPND19 :1;\r
+    IO_WORD _INTPND20 :1;\r
+    IO_WORD _INTPND21 :1;\r
+    IO_WORD _INTPND22 :1;\r
+    IO_WORD _INTPND23 :1;\r
+    IO_WORD _INTPND24 :1;\r
+    IO_WORD _INTPND25 :1;\r
+    IO_WORD _INTPND26 :1;\r
+    IO_WORD _INTPND27 :1;\r
+    IO_WORD _INTPND28 :1;\r
+    IO_WORD _INTPND29 :1;\r
+    IO_WORD _INTPND30 :1;\r
+    IO_WORD _INTPND31 :1;\r
+    IO_WORD _INTPND32 :1;\r
+  }bit;\r
+ }INTPND20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND17 :1;\r
+    IO_BYTE _INTPND18 :1;\r
+    IO_BYTE _INTPND19 :1;\r
+    IO_BYTE _INTPND20 :1;\r
+    IO_BYTE _INTPND21 :1;\r
+    IO_BYTE _INTPND22 :1;\r
+    IO_BYTE _INTPND23 :1;\r
+    IO_BYTE _INTPND24 :1;\r
+  }bit;\r
+ }INTPND2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND25 :1;\r
+    IO_BYTE _INTPND26 :1;\r
+    IO_BYTE _INTPND27 :1;\r
+    IO_BYTE _INTPND28 :1;\r
+    IO_BYTE _INTPND29 :1;\r
+    IO_BYTE _INTPND30 :1;\r
+    IO_BYTE _INTPND31 :1;\r
+    IO_BYTE _INTPND32 :1;\r
+  }bit;\r
+ }INTPND2H0STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSGVAL1 :1;\r
+    IO_LWORD _MSGVAL2 :1;\r
+    IO_LWORD _MSGVAL3 :1;\r
+    IO_LWORD _MSGVAL4 :1;\r
+    IO_LWORD _MSGVAL5 :1;\r
+    IO_LWORD _MSGVAL6 :1;\r
+    IO_LWORD _MSGVAL7 :1;\r
+    IO_LWORD _MSGVAL8 :1;\r
+    IO_LWORD _MSGVAL9 :1;\r
+    IO_LWORD _MSGVAL10 :1;\r
+    IO_LWORD _MSGVAL11 :1;\r
+    IO_LWORD _MSGVAL12 :1;\r
+    IO_LWORD _MSGVAL13 :1;\r
+    IO_LWORD _MSGVAL14 :1;\r
+    IO_LWORD _MSGVAL15 :1;\r
+    IO_LWORD _MSGVAL16 :1;\r
+    IO_LWORD _MSGVAL17 :1;\r
+    IO_LWORD _MSGVAL18 :1;\r
+    IO_LWORD _MSGVAL19 :1;\r
+    IO_LWORD _MSGVAL20 :1;\r
+    IO_LWORD _MSGVAL21 :1;\r
+    IO_LWORD _MSGVAL22 :1;\r
+    IO_LWORD _MSGVAL23 :1;\r
+    IO_LWORD _MSGVAL24 :1;\r
+    IO_LWORD _MSGVAL25 :1;\r
+    IO_LWORD _MSGVAL26 :1;\r
+    IO_LWORD _MSGVAL27 :1;\r
+    IO_LWORD _MSGVAL28 :1;\r
+    IO_LWORD _MSGVAL29 :1;\r
+    IO_LWORD _MSGVAL30 :1;\r
+    IO_LWORD _MSGVAL31 :1;\r
+    IO_LWORD _MSGVAL32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSGVAL :32;\r
+  }bitc;\r
+ }MSGVAL0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGVAL1 :1;\r
+    IO_WORD _MSGVAL2 :1;\r
+    IO_WORD _MSGVAL3 :1;\r
+    IO_WORD _MSGVAL4 :1;\r
+    IO_WORD _MSGVAL5 :1;\r
+    IO_WORD _MSGVAL6 :1;\r
+    IO_WORD _MSGVAL7 :1;\r
+    IO_WORD _MSGVAL8 :1;\r
+    IO_WORD _MSGVAL9 :1;\r
+    IO_WORD _MSGVAL10 :1;\r
+    IO_WORD _MSGVAL11 :1;\r
+    IO_WORD _MSGVAL12 :1;\r
+    IO_WORD _MSGVAL13 :1;\r
+    IO_WORD _MSGVAL14 :1;\r
+    IO_WORD _MSGVAL15 :1;\r
+    IO_WORD _MSGVAL16 :1;\r
+  }bit;\r
+ }MSGVAL10STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL1 :1;\r
+    IO_BYTE _MSGVAL2 :1;\r
+    IO_BYTE _MSGVAL3 :1;\r
+    IO_BYTE _MSGVAL4 :1;\r
+    IO_BYTE _MSGVAL5 :1;\r
+    IO_BYTE _MSGVAL6 :1;\r
+    IO_BYTE _MSGVAL7 :1;\r
+    IO_BYTE _MSGVAL8 :1;\r
+  }bit;\r
+ }MSGVAL1L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL9 :1;\r
+    IO_BYTE _MSGVAL10 :1;\r
+    IO_BYTE _MSGVAL11 :1;\r
+    IO_BYTE _MSGVAL12 :1;\r
+    IO_BYTE _MSGVAL13 :1;\r
+    IO_BYTE _MSGVAL14 :1;\r
+    IO_BYTE _MSGVAL15 :1;\r
+    IO_BYTE _MSGVAL16 :1;\r
+  }bit;\r
+ }MSGVAL1H0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGVAL17 :1;\r
+    IO_WORD _MSGVAL18 :1;\r
+    IO_WORD _MSGVAL19 :1;\r
+    IO_WORD _MSGVAL20 :1;\r
+    IO_WORD _MSGVAL21 :1;\r
+    IO_WORD _MSGVAL22 :1;\r
+    IO_WORD _MSGVAL23 :1;\r
+    IO_WORD _MSGVAL24 :1;\r
+    IO_WORD _MSGVAL25 :1;\r
+    IO_WORD _MSGVAL26 :1;\r
+    IO_WORD _MSGVAL27 :1;\r
+    IO_WORD _MSGVAL28 :1;\r
+    IO_WORD _MSGVAL29 :1;\r
+    IO_WORD _MSGVAL30 :1;\r
+    IO_WORD _MSGVAL31 :1;\r
+    IO_WORD _MSGVAL32 :1;\r
+  }bit;\r
+ }MSGVAL20STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL17 :1;\r
+    IO_BYTE _MSGVAL18 :1;\r
+    IO_BYTE _MSGVAL19 :1;\r
+    IO_BYTE _MSGVAL20 :1;\r
+    IO_BYTE _MSGVAL21 :1;\r
+    IO_BYTE _MSGVAL22 :1;\r
+    IO_BYTE _MSGVAL23 :1;\r
+    IO_BYTE _MSGVAL24 :1;\r
+  }bit;\r
+ }MSGVAL2L0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL25 :1;\r
+    IO_BYTE _MSGVAL26 :1;\r
+    IO_BYTE _MSGVAL27 :1;\r
+    IO_BYTE _MSGVAL28 :1;\r
+    IO_BYTE _MSGVAL29 :1;\r
+    IO_BYTE _MSGVAL30 :1;\r
+    IO_BYTE _MSGVAL31 :1;\r
+    IO_BYTE _MSGVAL32 :1;\r
+  }bit;\r
+ }MSGVAL2H0STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }COER0STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INIT :1;\r
+    IO_WORD _IE :1;\r
+    IO_WORD _SIE :1;\r
+    IO_WORD _EIE :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _DAR :1;\r
+    IO_WORD _CCE :1;\r
+    IO_WORD _TEST :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }CTRLR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INIT :1;\r
+    IO_BYTE _IE :1;\r
+    IO_BYTE _SIE :1;\r
+    IO_BYTE _EIE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _DAR :1;\r
+    IO_BYTE _CCE :1;\r
+    IO_BYTE _TEST :1;\r
+  }bit;\r
+ }CTRLRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }CTRLRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _LEC0 :1;\r
+    IO_WORD _LEC1 :1;\r
+    IO_WORD _LEC2 :1;\r
+    IO_WORD _TXOK :1;\r
+    IO_WORD _RXOK :1;\r
+    IO_WORD _EPASS :1;\r
+    IO_WORD _EWARN :1;\r
+    IO_WORD _BOFF :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _LEC :3;\r
+  }bitc;\r
+ }STATR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _LEC0 :1;\r
+    IO_BYTE _LEC1 :1;\r
+    IO_BYTE _LEC2 :1;\r
+    IO_BYTE _TXOK :1;\r
+    IO_BYTE _RXOK :1;\r
+    IO_BYTE _EPASS :1;\r
+    IO_BYTE _EWARN :1;\r
+    IO_BYTE _BOFF :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _LEC :3;\r
+  }bitc;\r
+ }STATRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }STATRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TEC0 :1;\r
+    IO_WORD _TEC1 :1;\r
+    IO_WORD _TEC2 :1;\r
+    IO_WORD _TEC3 :1;\r
+    IO_WORD _TEC4 :1;\r
+    IO_WORD _TEC5 :1;\r
+    IO_WORD _TEC6 :1;\r
+    IO_WORD _TEC7 :1;\r
+    IO_WORD _REC0 :1;\r
+    IO_WORD _REC1 :1;\r
+    IO_WORD _REC2 :1;\r
+    IO_WORD _REC3 :1;\r
+    IO_WORD _REC4 :1;\r
+    IO_WORD _REC5 :1;\r
+    IO_WORD _REC6 :1;\r
+    IO_WORD _RP :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _TEC :8;\r
+    IO_WORD _REC :7;\r
+  }bitc;\r
+ }ERRCNT1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TEC0 :1;\r
+    IO_BYTE _TEC1 :1;\r
+    IO_BYTE _TEC2 :1;\r
+    IO_BYTE _TEC3 :1;\r
+    IO_BYTE _TEC4 :1;\r
+    IO_BYTE _TEC5 :1;\r
+    IO_BYTE _TEC6 :1;\r
+    IO_BYTE _TEC7 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TEC :8;\r
+  }bitc;\r
+ }ERRCNTL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _REC0 :1;\r
+    IO_BYTE _REC1 :1;\r
+    IO_BYTE _REC2 :1;\r
+    IO_BYTE _REC3 :1;\r
+    IO_BYTE _REC4 :1;\r
+    IO_BYTE _REC5 :1;\r
+    IO_BYTE _REC6 :1;\r
+    IO_BYTE _RP :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _REC :7;\r
+  }bitc;\r
+ }ERRCNTH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BRP0 :1;\r
+    IO_WORD _BRP1 :1;\r
+    IO_WORD _BRP2 :1;\r
+    IO_WORD _BRP3 :1;\r
+    IO_WORD _BRP4 :1;\r
+    IO_WORD _BRP5 :1;\r
+    IO_WORD _SJW0 :1;\r
+    IO_WORD _SJW1 :1;\r
+    IO_WORD _TSEG10 :1;\r
+    IO_WORD _TSEG11 :1;\r
+    IO_WORD _TSEG12 :1;\r
+    IO_WORD _TSEG13 :1;\r
+    IO_WORD _TSEG20 :1;\r
+    IO_WORD _TSEG21 :1;\r
+    IO_WORD _TSEG22 :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BRP :6;\r
+    IO_WORD _SJW :2;\r
+    IO_WORD _TSEG1 :4;\r
+    IO_WORD _TSEG2 :3;\r
+  }bitc;\r
+ }BTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BRP0 :1;\r
+    IO_BYTE _BRP1 :1;\r
+    IO_BYTE _BRP2 :1;\r
+    IO_BYTE _BRP3 :1;\r
+    IO_BYTE _BRP4 :1;\r
+    IO_BYTE _BRP5 :1;\r
+    IO_BYTE _SJW0 :1;\r
+    IO_BYTE _SJW1 :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _BRP :6;\r
+    IO_BYTE _SJW :2;\r
+  }bitc;\r
+ }BTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TSEG10 :1;\r
+    IO_BYTE _TSEG11 :1;\r
+    IO_BYTE _TSEG12 :1;\r
+    IO_BYTE _TSEG13 :1;\r
+    IO_BYTE _TSEG20 :1;\r
+    IO_BYTE _TSEG21 :1;\r
+    IO_BYTE _TSEG22 :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _TSEG1 :4;\r
+    IO_BYTE _TSEG2 :3;\r
+  }bitc;\r
+ }BTRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTID0 :1;\r
+    IO_WORD _INTID1 :1;\r
+    IO_WORD _INTID2 :1;\r
+    IO_WORD _INTID3 :1;\r
+    IO_WORD _INTID4 :1;\r
+    IO_WORD _INTID5 :1;\r
+    IO_WORD _INTID6 :1;\r
+    IO_WORD _INTID7 :1;\r
+    IO_WORD _INTID8 :1;\r
+    IO_WORD _INTID9 :1;\r
+    IO_WORD _INTID10 :1;\r
+    IO_WORD _INTID11 :1;\r
+    IO_WORD _INTID12 :1;\r
+    IO_WORD _INTID13 :1;\r
+    IO_WORD _INTID14 :1;\r
+    IO_WORD _INTID15 :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _INTID :16;\r
+  }bitc;\r
+ }INTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTID0 :1;\r
+    IO_BYTE _INTID1 :1;\r
+    IO_BYTE _INTID2 :1;\r
+    IO_BYTE _INTID3 :1;\r
+    IO_BYTE _INTID4 :1;\r
+    IO_BYTE _INTID5 :1;\r
+    IO_BYTE _INTID6 :1;\r
+    IO_BYTE _INTID7 :1;\r
+  }bit;\r
+ }INTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTID8 :1;\r
+    IO_BYTE _INTID9 :1;\r
+    IO_BYTE _INTID10 :1;\r
+    IO_BYTE _INTID11 :1;\r
+    IO_BYTE _INTID12 :1;\r
+    IO_BYTE _INTID13 :1;\r
+    IO_BYTE _INTID14 :1;\r
+    IO_BYTE _INTID15 :1;\r
+  }bit;\r
+ }INTRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BASIC :1;\r
+    IO_WORD _SILENT :1;\r
+    IO_WORD _LBACK :1;\r
+    IO_WORD _TX0 :1;\r
+    IO_WORD _TX1 :1;\r
+    IO_WORD _RX :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }TESTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BASIC :1;\r
+    IO_BYTE _SILENT :1;\r
+    IO_BYTE _LBACK :1;\r
+    IO_BYTE _TX0 :1;\r
+    IO_BYTE _TX1 :1;\r
+    IO_BYTE _RX :1;\r
+  }bit;\r
+ }TESTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }TESTRH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _BRPE0 :1;\r
+    IO_WORD _BRPE1 :1;\r
+    IO_WORD _BRPE2 :1;\r
+    IO_WORD _BRPE3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _BRPE :4;\r
+  }bitc;\r
+ }BRPER1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _BRPE0 :1;\r
+    IO_BYTE _BRPE1 :1;\r
+    IO_BYTE _BRPE2 :1;\r
+    IO_BYTE _BRPE3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _BRPE :4;\r
+  }bitc;\r
+ }BRPERL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }BRPERH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGN0 :1;\r
+    IO_WORD _MSGN1 :1;\r
+    IO_WORD _MSGN2 :1;\r
+    IO_WORD _MSGN3 :1;\r
+    IO_WORD _MSGN4 :1;\r
+    IO_WORD _MSGN5 :1;\r
+    IO_WORD _MSGN6 :1;\r
+    IO_WORD _MSGN7 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+ }IF1CREQ1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGN0 :1;\r
+    IO_BYTE _MSGN1 :1;\r
+    IO_BYTE _MSGN2 :1;\r
+    IO_BYTE _MSGN3 :1;\r
+    IO_BYTE _MSGN4 :1;\r
+    IO_BYTE _MSGN5 :1;\r
+    IO_BYTE _MSGN6 :1;\r
+    IO_BYTE _MSGN7 :1;\r
+  }bit;\r
+ }IF1CREQL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+ }IF1CREQH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DATAB :1;\r
+    IO_WORD _DATAA :1;\r
+    IO_WORD _TXREQ :1;\r
+    IO_WORD _CIP :1;\r
+    IO_WORD _CONTROL :1;\r
+    IO_WORD _ARB :1;\r
+    IO_WORD _MASK :1;\r
+    IO_WORD _WRRD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1CMSK1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DATAB :1;\r
+    IO_BYTE _DATAA :1;\r
+    IO_BYTE _TXREQ :1;\r
+    IO_BYTE _CIP :1;\r
+    IO_BYTE _CONTROL :1;\r
+    IO_BYTE _ARB :1;\r
+    IO_BYTE _MASK :1;\r
+    IO_BYTE _WRRD :1;\r
+  }bit;\r
+ }IF1CMSKL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1CMSKH1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSK0 :1;\r
+    IO_LWORD _MSK1 :1;\r
+    IO_LWORD _MSK2 :1;\r
+    IO_LWORD _MSK3 :1;\r
+    IO_LWORD _MSK4 :1;\r
+    IO_LWORD _MSK5 :1;\r
+    IO_LWORD _MSK6 :1;\r
+    IO_LWORD _MSK7 :1;\r
+    IO_LWORD _MSK8 :1;\r
+    IO_LWORD _MSK9 :1;\r
+    IO_LWORD _MSK10 :1;\r
+    IO_LWORD _MSK11 :1;\r
+    IO_LWORD _MSK12 :1;\r
+    IO_LWORD _MSK13 :1;\r
+    IO_LWORD _MSK14 :1;\r
+    IO_LWORD _MSK15 :1;\r
+    IO_LWORD _MSK16 :1;\r
+    IO_LWORD _MSK17 :1;\r
+    IO_LWORD _MSK18 :1;\r
+    IO_LWORD _MSK19 :1;\r
+    IO_LWORD _MSK20 :1;\r
+    IO_LWORD _MSK21 :1;\r
+    IO_LWORD _MSK22 :1;\r
+    IO_LWORD _MSK23 :1;\r
+    IO_LWORD _MSK24 :1;\r
+    IO_LWORD _MSK25 :1;\r
+    IO_LWORD _MSK26 :1;\r
+    IO_LWORD _MSK27 :1;\r
+    IO_LWORD _MSK28 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD _MDIR :1;\r
+    IO_LWORD _MXTD :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSK :29;\r
+  }bitc;\r
+ }IF1MSK1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK0 :1;\r
+    IO_WORD _MSK1 :1;\r
+    IO_WORD _MSK2 :1;\r
+    IO_WORD _MSK3 :1;\r
+    IO_WORD _MSK4 :1;\r
+    IO_WORD _MSK5 :1;\r
+    IO_WORD _MSK6 :1;\r
+    IO_WORD _MSK7 :1;\r
+    IO_WORD _MSK8 :1;\r
+    IO_WORD _MSK9 :1;\r
+    IO_WORD _MSK10 :1;\r
+    IO_WORD _MSK11 :1;\r
+    IO_WORD _MSK12 :1;\r
+    IO_WORD _MSK13 :1;\r
+    IO_WORD _MSK14 :1;\r
+    IO_WORD _MSK15 :1;\r
+  }bit;\r
+ }IF1MSK11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK0 :1;\r
+    IO_BYTE _MSK1 :1;\r
+    IO_BYTE _MSK2 :1;\r
+    IO_BYTE _MSK3 :1;\r
+    IO_BYTE _MSK4 :1;\r
+    IO_BYTE _MSK5 :1;\r
+    IO_BYTE _MSK6 :1;\r
+    IO_BYTE _MSK7 :1;\r
+  }bit;\r
+ }IF1MSK1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK8 :1;\r
+    IO_BYTE _MSK9 :1;\r
+    IO_BYTE _MSK10 :1;\r
+    IO_BYTE _MSK11 :1;\r
+    IO_BYTE _MSK12 :1;\r
+    IO_BYTE _MSK13 :1;\r
+    IO_BYTE _MSK14 :1;\r
+    IO_BYTE _MSK15 :1;\r
+  }bit;\r
+ }IF1MSK1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK16 :1;\r
+    IO_WORD _MSK17 :1;\r
+    IO_WORD _MSK18 :1;\r
+    IO_WORD _MSK19 :1;\r
+    IO_WORD _MSK20 :1;\r
+    IO_WORD _MSK21 :1;\r
+    IO_WORD _MSK22 :1;\r
+    IO_WORD _MSK23 :1;\r
+    IO_WORD _MSK24 :1;\r
+    IO_WORD _MSK25 :1;\r
+    IO_WORD _MSK26 :1;\r
+    IO_WORD _MSK27 :1;\r
+    IO_WORD _MSK28 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MDIR :1;\r
+    IO_WORD _MXTD :1;\r
+  }bit;\r
+ }IF1MSK21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK16 :1;\r
+    IO_BYTE _MSK17 :1;\r
+    IO_BYTE _MSK18 :1;\r
+    IO_BYTE _MSK19 :1;\r
+    IO_BYTE _MSK20 :1;\r
+    IO_BYTE _MSK21 :1;\r
+    IO_BYTE _MSK22 :1;\r
+    IO_BYTE _MSK23 :1;\r
+  }bit;\r
+ }IF1MSK2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK24 :1;\r
+    IO_BYTE _MSK25 :1;\r
+    IO_BYTE _MSK26 :1;\r
+    IO_BYTE _MSK27 :1;\r
+    IO_BYTE _MSK28 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MDIR :1;\r
+    IO_BYTE _MXTD :1;\r
+  }bit;\r
+ }IF1MSK2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _ID0 :1;\r
+    IO_LWORD _ID1 :1;\r
+    IO_LWORD _ID2 :1;\r
+    IO_LWORD _ID3 :1;\r
+    IO_LWORD _ID4 :1;\r
+    IO_LWORD _ID5 :1;\r
+    IO_LWORD _ID6 :1;\r
+    IO_LWORD _ID7 :1;\r
+    IO_LWORD _ID8 :1;\r
+    IO_LWORD _ID9 :1;\r
+    IO_LWORD _ID10 :1;\r
+    IO_LWORD _ID11 :1;\r
+    IO_LWORD _ID12 :1;\r
+    IO_LWORD _ID13 :1;\r
+    IO_LWORD _ID14 :1;\r
+    IO_LWORD _ID15 :1;\r
+    IO_LWORD _ID16 :1;\r
+    IO_LWORD _ID17 :1;\r
+    IO_LWORD _ID18 :1;\r
+    IO_LWORD _ID19 :1;\r
+    IO_LWORD _ID20 :1;\r
+    IO_LWORD _ID21 :1;\r
+    IO_LWORD _ID22 :1;\r
+    IO_LWORD _ID23 :1;\r
+    IO_LWORD _ID24 :1;\r
+    IO_LWORD _ID25 :1;\r
+    IO_LWORD _ID26 :1;\r
+    IO_LWORD _ID27 :1;\r
+    IO_LWORD _ID28 :1;\r
+    IO_LWORD _DIR :1;\r
+    IO_LWORD _XTD :1;\r
+    IO_LWORD _MSGVAL :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _ID :29;\r
+  }bitc;\r
+ }IF1ARB1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID0 :1;\r
+    IO_WORD _ID1 :1;\r
+    IO_WORD _ID2 :1;\r
+    IO_WORD _ID3 :1;\r
+    IO_WORD _ID4 :1;\r
+    IO_WORD _ID5 :1;\r
+    IO_WORD _ID6 :1;\r
+    IO_WORD _ID7 :1;\r
+    IO_WORD _ID8 :1;\r
+    IO_WORD _ID9 :1;\r
+    IO_WORD _ID10 :1;\r
+    IO_WORD _ID11 :1;\r
+    IO_WORD _ID12 :1;\r
+    IO_WORD _ID13 :1;\r
+    IO_WORD _ID14 :1;\r
+    IO_WORD _ID15 :1;\r
+  }bit;\r
+ }IF1ARB11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID0 :1;\r
+    IO_BYTE _ID1 :1;\r
+    IO_BYTE _ID2 :1;\r
+    IO_BYTE _ID3 :1;\r
+    IO_BYTE _ID4 :1;\r
+    IO_BYTE _ID5 :1;\r
+    IO_BYTE _ID6 :1;\r
+    IO_BYTE _ID7 :1;\r
+  }bit;\r
+ }IF1ARB1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID8 :1;\r
+    IO_BYTE _ID9 :1;\r
+    IO_BYTE _ID10 :1;\r
+    IO_BYTE _ID11 :1;\r
+    IO_BYTE _ID12 :1;\r
+    IO_BYTE _ID13 :1;\r
+    IO_BYTE _ID14 :1;\r
+    IO_BYTE _ID15 :1;\r
+  }bit;\r
+ }IF1ARB1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID16 :1;\r
+    IO_WORD _ID17 :1;\r
+    IO_WORD _ID18 :1;\r
+    IO_WORD _ID19 :1;\r
+    IO_WORD _ID20 :1;\r
+    IO_WORD _ID21 :1;\r
+    IO_WORD _ID22 :1;\r
+    IO_WORD _ID23 :1;\r
+    IO_WORD _ID24 :1;\r
+    IO_WORD _ID25 :1;\r
+    IO_WORD _ID26 :1;\r
+    IO_WORD _ID27 :1;\r
+    IO_WORD _ID28 :1;\r
+    IO_WORD _DIR :1;\r
+    IO_WORD _XTD :1;\r
+    IO_WORD _MSGVAL :1;\r
+  }bit;\r
+ }IF1ARB21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID16 :1;\r
+    IO_BYTE _ID17 :1;\r
+    IO_BYTE _ID18 :1;\r
+    IO_BYTE _ID19 :1;\r
+    IO_BYTE _ID20 :1;\r
+    IO_BYTE _ID21 :1;\r
+    IO_BYTE _ID22 :1;\r
+    IO_BYTE _ID23 :1;\r
+  }bit;\r
+ }IF1ARB2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID24 :1;\r
+    IO_BYTE _ID25 :1;\r
+    IO_BYTE _ID26 :1;\r
+    IO_BYTE _ID27 :1;\r
+    IO_BYTE _ID28 :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _XTD :1;\r
+    IO_BYTE _MSGVAL :1;\r
+  }bit;\r
+ }IF1ARB2H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DLC0 :1;\r
+    IO_WORD _DLC1 :1;\r
+    IO_WORD _DLC2 :1;\r
+    IO_WORD _DLC3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _EOB :1;\r
+    IO_WORD _TXRQST :1;\r
+    IO_WORD _RMTEN :1;\r
+    IO_WORD _RXIE :1;\r
+    IO_WORD _TXIE :1;\r
+    IO_WORD _UMASK :1;\r
+    IO_WORD _INTPND :1;\r
+    IO_WORD _MSGLST :1;\r
+    IO_WORD _NEWDAT :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _DLC :4;\r
+  }bitc;\r
+ }IF1MCTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DLC0 :1;\r
+    IO_BYTE _DLC1 :1;\r
+    IO_BYTE _DLC2 :1;\r
+    IO_BYTE _DLC3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EOB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DLC :4;\r
+  }bitc;\r
+ }IF1MCTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST :1;\r
+    IO_BYTE _RMTEN :1;\r
+    IO_BYTE _RXIE :1;\r
+    IO_BYTE _TXIE :1;\r
+    IO_BYTE _UMASK :1;\r
+    IO_BYTE _INTPND :1;\r
+    IO_BYTE _MSGLST :1;\r
+    IO_BYTE _NEWDAT :1;\r
+  }bit;\r
+ }IF1MCTRH1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF1DTA1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTA11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTA21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTA2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF1DTB1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTB11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF1DTB21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF1DTB2H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGN0 :1;\r
+    IO_WORD _MSGN1 :1;\r
+    IO_WORD _MSGN2 :1;\r
+    IO_WORD _MSGN3 :1;\r
+    IO_WORD _MSGN4 :1;\r
+    IO_WORD _MSGN5 :1;\r
+    IO_WORD _MSGN6 :1;\r
+    IO_WORD _MSGN7 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _BUSY :1;\r
+  }bit;\r
+ }IF2CREQ1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGN0 :1;\r
+    IO_BYTE _MSGN1 :1;\r
+    IO_BYTE _MSGN2 :1;\r
+    IO_BYTE _MSGN3 :1;\r
+    IO_BYTE _MSGN4 :1;\r
+    IO_BYTE _MSGN5 :1;\r
+    IO_BYTE _MSGN6 :1;\r
+    IO_BYTE _MSGN7 :1;\r
+  }bit;\r
+ }IF2CREQL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _BUSY :1;\r
+  }bit;\r
+ }IF2CREQH1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DATAB :1;\r
+    IO_WORD _DATAA :1;\r
+    IO_WORD _TXREQ :1;\r
+    IO_WORD _CIP :1;\r
+    IO_WORD _CONTROL :1;\r
+    IO_WORD _ARB :1;\r
+    IO_WORD _MASK :1;\r
+    IO_WORD _WRRD :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2CMSK1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DATAB :1;\r
+    IO_BYTE _DATAA :1;\r
+    IO_BYTE _TXREQ :1;\r
+    IO_BYTE _CIP :1;\r
+    IO_BYTE _CONTROL :1;\r
+    IO_BYTE _ARB :1;\r
+    IO_BYTE _MASK :1;\r
+    IO_BYTE _WRRD :1;\r
+  }bit;\r
+ }IF2CMSKL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2CMSKH1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSK0 :1;\r
+    IO_LWORD _MSK1 :1;\r
+    IO_LWORD _MSK2 :1;\r
+    IO_LWORD _MSK3 :1;\r
+    IO_LWORD _MSK4 :1;\r
+    IO_LWORD _MSK5 :1;\r
+    IO_LWORD _MSK6 :1;\r
+    IO_LWORD _MSK7 :1;\r
+    IO_LWORD _MSK8 :1;\r
+    IO_LWORD _MSK9 :1;\r
+    IO_LWORD _MSK10 :1;\r
+    IO_LWORD _MSK11 :1;\r
+    IO_LWORD _MSK12 :1;\r
+    IO_LWORD _MSK13 :1;\r
+    IO_LWORD _MSK14 :1;\r
+    IO_LWORD _MSK15 :1;\r
+    IO_LWORD _MSK16 :1;\r
+    IO_LWORD _MSK17 :1;\r
+    IO_LWORD _MSK18 :1;\r
+    IO_LWORD _MSK19 :1;\r
+    IO_LWORD _MSK20 :1;\r
+    IO_LWORD _MSK21 :1;\r
+    IO_LWORD _MSK22 :1;\r
+    IO_LWORD _MSK23 :1;\r
+    IO_LWORD _MSK24 :1;\r
+    IO_LWORD _MSK25 :1;\r
+    IO_LWORD _MSK26 :1;\r
+    IO_LWORD _MSK27 :1;\r
+    IO_LWORD _MSK28 :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD _MDIR :1;\r
+    IO_LWORD _MXTD :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSK :29;\r
+  }bitc;\r
+ }IF2MSK1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK0 :1;\r
+    IO_WORD _MSK1 :1;\r
+    IO_WORD _MSK2 :1;\r
+    IO_WORD _MSK3 :1;\r
+    IO_WORD _MSK4 :1;\r
+    IO_WORD _MSK5 :1;\r
+    IO_WORD _MSK6 :1;\r
+    IO_WORD _MSK7 :1;\r
+    IO_WORD _MSK8 :1;\r
+    IO_WORD _MSK9 :1;\r
+    IO_WORD _MSK10 :1;\r
+    IO_WORD _MSK11 :1;\r
+    IO_WORD _MSK12 :1;\r
+    IO_WORD _MSK13 :1;\r
+    IO_WORD _MSK14 :1;\r
+    IO_WORD _MSK15 :1;\r
+  }bit;\r
+ }IF2MSK11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK0 :1;\r
+    IO_BYTE _MSK1 :1;\r
+    IO_BYTE _MSK2 :1;\r
+    IO_BYTE _MSK3 :1;\r
+    IO_BYTE _MSK4 :1;\r
+    IO_BYTE _MSK5 :1;\r
+    IO_BYTE _MSK6 :1;\r
+    IO_BYTE _MSK7 :1;\r
+  }bit;\r
+ }IF2MSK1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK8 :1;\r
+    IO_BYTE _MSK9 :1;\r
+    IO_BYTE _MSK10 :1;\r
+    IO_BYTE _MSK11 :1;\r
+    IO_BYTE _MSK12 :1;\r
+    IO_BYTE _MSK13 :1;\r
+    IO_BYTE _MSK14 :1;\r
+    IO_BYTE _MSK15 :1;\r
+  }bit;\r
+ }IF2MSK1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSK16 :1;\r
+    IO_WORD _MSK17 :1;\r
+    IO_WORD _MSK18 :1;\r
+    IO_WORD _MSK19 :1;\r
+    IO_WORD _MSK20 :1;\r
+    IO_WORD _MSK21 :1;\r
+    IO_WORD _MSK22 :1;\r
+    IO_WORD _MSK23 :1;\r
+    IO_WORD _MSK24 :1;\r
+    IO_WORD _MSK25 :1;\r
+    IO_WORD _MSK26 :1;\r
+    IO_WORD _MSK27 :1;\r
+    IO_WORD _MSK28 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _MDIR :1;\r
+    IO_WORD _MXTD :1;\r
+  }bit;\r
+ }IF2MSK21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK16 :1;\r
+    IO_BYTE _MSK17 :1;\r
+    IO_BYTE _MSK18 :1;\r
+    IO_BYTE _MSK19 :1;\r
+    IO_BYTE _MSK20 :1;\r
+    IO_BYTE _MSK21 :1;\r
+    IO_BYTE _MSK22 :1;\r
+    IO_BYTE _MSK23 :1;\r
+  }bit;\r
+ }IF2MSK2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSK24 :1;\r
+    IO_BYTE _MSK25 :1;\r
+    IO_BYTE _MSK26 :1;\r
+    IO_BYTE _MSK27 :1;\r
+    IO_BYTE _MSK28 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _MDIR :1;\r
+    IO_BYTE _MXTD :1;\r
+  }bit;\r
+ }IF2MSK2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _ID0 :1;\r
+    IO_LWORD _ID1 :1;\r
+    IO_LWORD _ID2 :1;\r
+    IO_LWORD _ID3 :1;\r
+    IO_LWORD _ID4 :1;\r
+    IO_LWORD _ID5 :1;\r
+    IO_LWORD _ID6 :1;\r
+    IO_LWORD _ID7 :1;\r
+    IO_LWORD _ID8 :1;\r
+    IO_LWORD _ID9 :1;\r
+    IO_LWORD _ID10 :1;\r
+    IO_LWORD _ID11 :1;\r
+    IO_LWORD _ID12 :1;\r
+    IO_LWORD _ID13 :1;\r
+    IO_LWORD _ID14 :1;\r
+    IO_LWORD _ID15 :1;\r
+    IO_LWORD _ID16 :1;\r
+    IO_LWORD _ID17 :1;\r
+    IO_LWORD _ID18 :1;\r
+    IO_LWORD _ID19 :1;\r
+    IO_LWORD _ID20 :1;\r
+    IO_LWORD _ID21 :1;\r
+    IO_LWORD _ID22 :1;\r
+    IO_LWORD _ID23 :1;\r
+    IO_LWORD _ID24 :1;\r
+    IO_LWORD _ID25 :1;\r
+    IO_LWORD _ID26 :1;\r
+    IO_LWORD _ID27 :1;\r
+    IO_LWORD _ID28 :1;\r
+    IO_LWORD _DIR :1;\r
+    IO_LWORD _XTD :1;\r
+    IO_LWORD _MSGVAL :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _ID :29;\r
+  }bitc;\r
+ }IF2ARB1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID0 :1;\r
+    IO_WORD _ID1 :1;\r
+    IO_WORD _ID2 :1;\r
+    IO_WORD _ID3 :1;\r
+    IO_WORD _ID4 :1;\r
+    IO_WORD _ID5 :1;\r
+    IO_WORD _ID6 :1;\r
+    IO_WORD _ID7 :1;\r
+    IO_WORD _ID8 :1;\r
+    IO_WORD _ID9 :1;\r
+    IO_WORD _ID10 :1;\r
+    IO_WORD _ID11 :1;\r
+    IO_WORD _ID12 :1;\r
+    IO_WORD _ID13 :1;\r
+    IO_WORD _ID14 :1;\r
+    IO_WORD _ID15 :1;\r
+  }bit;\r
+ }IF2ARB11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID0 :1;\r
+    IO_BYTE _ID1 :1;\r
+    IO_BYTE _ID2 :1;\r
+    IO_BYTE _ID3 :1;\r
+    IO_BYTE _ID4 :1;\r
+    IO_BYTE _ID5 :1;\r
+    IO_BYTE _ID6 :1;\r
+    IO_BYTE _ID7 :1;\r
+  }bit;\r
+ }IF2ARB1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID8 :1;\r
+    IO_BYTE _ID9 :1;\r
+    IO_BYTE _ID10 :1;\r
+    IO_BYTE _ID11 :1;\r
+    IO_BYTE _ID12 :1;\r
+    IO_BYTE _ID13 :1;\r
+    IO_BYTE _ID14 :1;\r
+    IO_BYTE _ID15 :1;\r
+  }bit;\r
+ }IF2ARB1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _ID16 :1;\r
+    IO_WORD _ID17 :1;\r
+    IO_WORD _ID18 :1;\r
+    IO_WORD _ID19 :1;\r
+    IO_WORD _ID20 :1;\r
+    IO_WORD _ID21 :1;\r
+    IO_WORD _ID22 :1;\r
+    IO_WORD _ID23 :1;\r
+    IO_WORD _ID24 :1;\r
+    IO_WORD _ID25 :1;\r
+    IO_WORD _ID26 :1;\r
+    IO_WORD _ID27 :1;\r
+    IO_WORD _ID28 :1;\r
+    IO_WORD _DIR :1;\r
+    IO_WORD _XTD :1;\r
+    IO_WORD _MSGVAL :1;\r
+  }bit;\r
+ }IF2ARB21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID16 :1;\r
+    IO_BYTE _ID17 :1;\r
+    IO_BYTE _ID18 :1;\r
+    IO_BYTE _ID19 :1;\r
+    IO_BYTE _ID20 :1;\r
+    IO_BYTE _ID21 :1;\r
+    IO_BYTE _ID22 :1;\r
+    IO_BYTE _ID23 :1;\r
+  }bit;\r
+ }IF2ARB2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _ID24 :1;\r
+    IO_BYTE _ID25 :1;\r
+    IO_BYTE _ID26 :1;\r
+    IO_BYTE _ID27 :1;\r
+    IO_BYTE _ID28 :1;\r
+    IO_BYTE _DIR :1;\r
+    IO_BYTE _XTD :1;\r
+    IO_BYTE _MSGVAL :1;\r
+  }bit;\r
+ }IF2ARB2H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _DLC0 :1;\r
+    IO_WORD _DLC1 :1;\r
+    IO_WORD _DLC2 :1;\r
+    IO_WORD _DLC3 :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD _EOB :1;\r
+    IO_WORD _TXRQST :1;\r
+    IO_WORD _RMTEN :1;\r
+    IO_WORD _RXIE :1;\r
+    IO_WORD _TXIE :1;\r
+    IO_WORD _UMASK :1;\r
+    IO_WORD _INTPND :1;\r
+    IO_WORD _MSGLST :1;\r
+    IO_WORD _NEWDAT :1;\r
+  }bit;\r
+  struct{\r
+    IO_WORD _DLC :4;\r
+  }bitc;\r
+ }IF2MCTR1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _DLC0 :1;\r
+    IO_BYTE _DLC1 :1;\r
+    IO_BYTE _DLC2 :1;\r
+    IO_BYTE _DLC3 :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE _EOB :1;\r
+  }bit;\r
+  struct{\r
+    IO_BYTE _DLC :4;\r
+  }bitc;\r
+ }IF2MCTRL1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST :1;\r
+    IO_BYTE _RMTEN :1;\r
+    IO_BYTE _RXIE :1;\r
+    IO_BYTE _TXIE :1;\r
+    IO_BYTE _UMASK :1;\r
+    IO_BYTE _INTPND :1;\r
+    IO_BYTE _MSGLST :1;\r
+    IO_BYTE _NEWDAT :1;\r
+  }bit;\r
+ }IF2MCTRH1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF2DTA1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTA11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTA21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTA2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+    IO_LWORD  :1;\r
+  }bit;\r
+ }IF2DTB1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTB11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+    IO_WORD  :1;\r
+  }bit;\r
+ }IF2DTB21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }IF2DTB2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _TXRQST1 :1;\r
+    IO_LWORD _TXRQST2 :1;\r
+    IO_LWORD _TXRQST3 :1;\r
+    IO_LWORD _TXRQST4 :1;\r
+    IO_LWORD _TXRQST5 :1;\r
+    IO_LWORD _TXRQST6 :1;\r
+    IO_LWORD _TXRQST7 :1;\r
+    IO_LWORD _TXRQST8 :1;\r
+    IO_LWORD _TXRQST9 :1;\r
+    IO_LWORD _TXRQST10 :1;\r
+    IO_LWORD _TXRQST11 :1;\r
+    IO_LWORD _TXRQST12 :1;\r
+    IO_LWORD _TXRQST13 :1;\r
+    IO_LWORD _TXRQST14 :1;\r
+    IO_LWORD _TXRQST15 :1;\r
+    IO_LWORD _TXRQST16 :1;\r
+    IO_LWORD _TXRQST17 :1;\r
+    IO_LWORD _TXRQST18 :1;\r
+    IO_LWORD _TXRQST19 :1;\r
+    IO_LWORD _TXRQST20 :1;\r
+    IO_LWORD _TXRQST21 :1;\r
+    IO_LWORD _TXRQST22 :1;\r
+    IO_LWORD _TXRQST23 :1;\r
+    IO_LWORD _TXRQST24 :1;\r
+    IO_LWORD _TXRQST25 :1;\r
+    IO_LWORD _TXRQST26 :1;\r
+    IO_LWORD _TXRQST27 :1;\r
+    IO_LWORD _TXRQST28 :1;\r
+    IO_LWORD _TXRQST29 :1;\r
+    IO_LWORD _TXRQST30 :1;\r
+    IO_LWORD _TXRQST31 :1;\r
+    IO_LWORD _TXRQST32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _TXRQST :32;\r
+  }bitc;\r
+ }TREQR1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TXRQST1 :1;\r
+    IO_WORD _TXRQST2 :1;\r
+    IO_WORD _TXRQST3 :1;\r
+    IO_WORD _TXRQST4 :1;\r
+    IO_WORD _TXRQST5 :1;\r
+    IO_WORD _TXRQST6 :1;\r
+    IO_WORD _TXRQST7 :1;\r
+    IO_WORD _TXRQST8 :1;\r
+    IO_WORD _TXRQST9 :1;\r
+    IO_WORD _TXRQST10 :1;\r
+    IO_WORD _TXRQST11 :1;\r
+    IO_WORD _TXRQST12 :1;\r
+    IO_WORD _TXRQST13 :1;\r
+    IO_WORD _TXRQST14 :1;\r
+    IO_WORD _TXRQST15 :1;\r
+    IO_WORD _TXRQST16 :1;\r
+  }bit;\r
+ }TREQR11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST1 :1;\r
+    IO_BYTE _TXRQST2 :1;\r
+    IO_BYTE _TXRQST3 :1;\r
+    IO_BYTE _TXRQST4 :1;\r
+    IO_BYTE _TXRQST5 :1;\r
+    IO_BYTE _TXRQST6 :1;\r
+    IO_BYTE _TXRQST7 :1;\r
+    IO_BYTE _TXRQST8 :1;\r
+  }bit;\r
+ }TREQR1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST9 :1;\r
+    IO_BYTE _TXRQST10 :1;\r
+    IO_BYTE _TXRQST11 :1;\r
+    IO_BYTE _TXRQST12 :1;\r
+    IO_BYTE _TXRQST13 :1;\r
+    IO_BYTE _TXRQST14 :1;\r
+    IO_BYTE _TXRQST15 :1;\r
+    IO_BYTE _TXRQST16 :1;\r
+  }bit;\r
+ }TREQR1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _TXRQST17 :1;\r
+    IO_WORD _TXRQST18 :1;\r
+    IO_WORD _TXRQST19 :1;\r
+    IO_WORD _TXRQST20 :1;\r
+    IO_WORD _TXRQST21 :1;\r
+    IO_WORD _TXRQST22 :1;\r
+    IO_WORD _TXRQST23 :1;\r
+    IO_WORD _TXRQST24 :1;\r
+    IO_WORD _TXRQST25 :1;\r
+    IO_WORD _TXRQST26 :1;\r
+    IO_WORD _TXRQST27 :1;\r
+    IO_WORD _TXRQST28 :1;\r
+    IO_WORD _TXRQST29 :1;\r
+    IO_WORD _TXRQST30 :1;\r
+    IO_WORD _TXRQST31 :1;\r
+    IO_WORD _TXRQST32 :1;\r
+  }bit;\r
+ }TREQR21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST17 :1;\r
+    IO_BYTE _TXRQST18 :1;\r
+    IO_BYTE _TXRQST19 :1;\r
+    IO_BYTE _TXRQST20 :1;\r
+    IO_BYTE _TXRQST21 :1;\r
+    IO_BYTE _TXRQST22 :1;\r
+    IO_BYTE _TXRQST23 :1;\r
+    IO_BYTE _TXRQST24 :1;\r
+  }bit;\r
+ }TREQR2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _TXRQST25 :1;\r
+    IO_BYTE _TXRQST26 :1;\r
+    IO_BYTE _TXRQST27 :1;\r
+    IO_BYTE _TXRQST28 :1;\r
+    IO_BYTE _TXRQST29 :1;\r
+    IO_BYTE _TXRQST30 :1;\r
+    IO_BYTE _TXRQST31 :1;\r
+    IO_BYTE _TXRQST32 :1;\r
+  }bit;\r
+ }TREQR2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _NEWDAT1 :1;\r
+    IO_LWORD _NEWDAT2 :1;\r
+    IO_LWORD _NEWDAT3 :1;\r
+    IO_LWORD _NEWDAT4 :1;\r
+    IO_LWORD _NEWDAT5 :1;\r
+    IO_LWORD _NEWDAT6 :1;\r
+    IO_LWORD _NEWDAT7 :1;\r
+    IO_LWORD _NEWDAT8 :1;\r
+    IO_LWORD _NEWDAT9 :1;\r
+    IO_LWORD _NEWDAT10 :1;\r
+    IO_LWORD _NEWDAT11 :1;\r
+    IO_LWORD _NEWDAT12 :1;\r
+    IO_LWORD _NEWDAT13 :1;\r
+    IO_LWORD _NEWDAT14 :1;\r
+    IO_LWORD _NEWDAT15 :1;\r
+    IO_LWORD _NEWDAT16 :1;\r
+    IO_LWORD _NEWDAT17 :1;\r
+    IO_LWORD _NEWDAT18 :1;\r
+    IO_LWORD _NEWDAT19 :1;\r
+    IO_LWORD _NEWDAT20 :1;\r
+    IO_LWORD _NEWDAT21 :1;\r
+    IO_LWORD _NEWDAT22 :1;\r
+    IO_LWORD _NEWDAT23 :1;\r
+    IO_LWORD _NEWDAT24 :1;\r
+    IO_LWORD _NEWDAT25 :1;\r
+    IO_LWORD _NEWDAT26 :1;\r
+    IO_LWORD _NEWDAT27 :1;\r
+    IO_LWORD _NEWDAT28 :1;\r
+    IO_LWORD _NEWDAT29 :1;\r
+    IO_LWORD _NEWDAT30 :1;\r
+    IO_LWORD _NEWDAT31 :1;\r
+    IO_LWORD _NEWDAT32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _NEWDAT :32;\r
+  }bitc;\r
+ }NEWDT1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _NEWDAT1 :1;\r
+    IO_WORD _NEWDAT2 :1;\r
+    IO_WORD _NEWDAT3 :1;\r
+    IO_WORD _NEWDAT4 :1;\r
+    IO_WORD _NEWDAT5 :1;\r
+    IO_WORD _NEWDAT6 :1;\r
+    IO_WORD _NEWDAT7 :1;\r
+    IO_WORD _NEWDAT8 :1;\r
+    IO_WORD _NEWDAT9 :1;\r
+    IO_WORD _NEWDAT10 :1;\r
+    IO_WORD _NEWDAT11 :1;\r
+    IO_WORD _NEWDAT12 :1;\r
+    IO_WORD _NEWDAT13 :1;\r
+    IO_WORD _NEWDAT14 :1;\r
+    IO_WORD _NEWDAT15 :1;\r
+    IO_WORD _NEWDAT16 :1;\r
+  }bit;\r
+ }NEWDT11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT1 :1;\r
+    IO_BYTE _NEWDAT2 :1;\r
+    IO_BYTE _NEWDAT3 :1;\r
+    IO_BYTE _NEWDAT4 :1;\r
+    IO_BYTE _NEWDAT5 :1;\r
+    IO_BYTE _NEWDAT6 :1;\r
+    IO_BYTE _NEWDAT7 :1;\r
+    IO_BYTE _NEWDAT8 :1;\r
+  }bit;\r
+ }NEWDT1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT9 :1;\r
+    IO_BYTE _NEWDAT10 :1;\r
+    IO_BYTE _NEWDAT11 :1;\r
+    IO_BYTE _NEWDAT12 :1;\r
+    IO_BYTE _NEWDAT13 :1;\r
+    IO_BYTE _NEWDAT14 :1;\r
+    IO_BYTE _NEWDAT15 :1;\r
+    IO_BYTE _NEWDAT16 :1;\r
+  }bit;\r
+ }NEWDT1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _NEWDAT17 :1;\r
+    IO_WORD _NEWDAT18 :1;\r
+    IO_WORD _NEWDAT19 :1;\r
+    IO_WORD _NEWDAT20 :1;\r
+    IO_WORD _NEWDAT21 :1;\r
+    IO_WORD _NEWDAT22 :1;\r
+    IO_WORD _NEWDAT23 :1;\r
+    IO_WORD _NEWDAT24 :1;\r
+    IO_WORD _NEWDAT25 :1;\r
+    IO_WORD _NEWDAT26 :1;\r
+    IO_WORD _NEWDAT27 :1;\r
+    IO_WORD _NEWDAT28 :1;\r
+    IO_WORD _NEWDAT29 :1;\r
+    IO_WORD _NEWDAT30 :1;\r
+    IO_WORD _NEWDAT31 :1;\r
+    IO_WORD _NEWDAT32 :1;\r
+  }bit;\r
+ }NEWDT21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT17 :1;\r
+    IO_BYTE _NEWDAT18 :1;\r
+    IO_BYTE _NEWDAT19 :1;\r
+    IO_BYTE _NEWDAT20 :1;\r
+    IO_BYTE _NEWDAT21 :1;\r
+    IO_BYTE _NEWDAT22 :1;\r
+    IO_BYTE _NEWDAT23 :1;\r
+    IO_BYTE _NEWDAT24 :1;\r
+  }bit;\r
+ }NEWDT2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _NEWDAT25 :1;\r
+    IO_BYTE _NEWDAT26 :1;\r
+    IO_BYTE _NEWDAT27 :1;\r
+    IO_BYTE _NEWDAT28 :1;\r
+    IO_BYTE _NEWDAT29 :1;\r
+    IO_BYTE _NEWDAT30 :1;\r
+    IO_BYTE _NEWDAT31 :1;\r
+    IO_BYTE _NEWDAT32 :1;\r
+  }bit;\r
+ }NEWDT2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _INTPND1 :1;\r
+    IO_LWORD _INTPND2 :1;\r
+    IO_LWORD _INTPND3 :1;\r
+    IO_LWORD _INTPND4 :1;\r
+    IO_LWORD _INTPND5 :1;\r
+    IO_LWORD _INTPND6 :1;\r
+    IO_LWORD _INTPND7 :1;\r
+    IO_LWORD _INTPND8 :1;\r
+    IO_LWORD _INTPND9 :1;\r
+    IO_LWORD _INTPND10 :1;\r
+    IO_LWORD _INTPND11 :1;\r
+    IO_LWORD _INTPND12 :1;\r
+    IO_LWORD _INTPND13 :1;\r
+    IO_LWORD _INTPND14 :1;\r
+    IO_LWORD _INTPND15 :1;\r
+    IO_LWORD _INTPND16 :1;\r
+    IO_LWORD _INTPND17 :1;\r
+    IO_LWORD _INTPND18 :1;\r
+    IO_LWORD _INTPND19 :1;\r
+    IO_LWORD _INTPND20 :1;\r
+    IO_LWORD _INTPND21 :1;\r
+    IO_LWORD _INTPND22 :1;\r
+    IO_LWORD _INTPND23 :1;\r
+    IO_LWORD _INTPND24 :1;\r
+    IO_LWORD _INTPND25 :1;\r
+    IO_LWORD _INTPND26 :1;\r
+    IO_LWORD _INTPND27 :1;\r
+    IO_LWORD _INTPND28 :1;\r
+    IO_LWORD _INTPND29 :1;\r
+    IO_LWORD _INTPND30 :1;\r
+    IO_LWORD _INTPND31 :1;\r
+    IO_LWORD _INTPND32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _INTPND :32;\r
+  }bitc;\r
+ }INTPND1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTPND1 :1;\r
+    IO_WORD _INTPND2 :1;\r
+    IO_WORD _INTPND3 :1;\r
+    IO_WORD _INTPND4 :1;\r
+    IO_WORD _INTPND5 :1;\r
+    IO_WORD _INTPND6 :1;\r
+    IO_WORD _INTPND7 :1;\r
+    IO_WORD _INTPND8 :1;\r
+    IO_WORD _INTPND9 :1;\r
+    IO_WORD _INTPND10 :1;\r
+    IO_WORD _INTPND11 :1;\r
+    IO_WORD _INTPND12 :1;\r
+    IO_WORD _INTPND13 :1;\r
+    IO_WORD _INTPND14 :1;\r
+    IO_WORD _INTPND15 :1;\r
+    IO_WORD _INTPND16 :1;\r
+  }bit;\r
+ }INTPND11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND1 :1;\r
+    IO_BYTE _INTPND2 :1;\r
+    IO_BYTE _INTPND3 :1;\r
+    IO_BYTE _INTPND4 :1;\r
+    IO_BYTE _INTPND5 :1;\r
+    IO_BYTE _INTPND6 :1;\r
+    IO_BYTE _INTPND7 :1;\r
+    IO_BYTE _INTPND8 :1;\r
+  }bit;\r
+ }INTPND1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND9 :1;\r
+    IO_BYTE _INTPND10 :1;\r
+    IO_BYTE _INTPND11 :1;\r
+    IO_BYTE _INTPND12 :1;\r
+    IO_BYTE _INTPND13 :1;\r
+    IO_BYTE _INTPND14 :1;\r
+    IO_BYTE _INTPND15 :1;\r
+    IO_BYTE _INTPND16 :1;\r
+  }bit;\r
+ }INTPND1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _INTPND17 :1;\r
+    IO_WORD _INTPND18 :1;\r
+    IO_WORD _INTPND19 :1;\r
+    IO_WORD _INTPND20 :1;\r
+    IO_WORD _INTPND21 :1;\r
+    IO_WORD _INTPND22 :1;\r
+    IO_WORD _INTPND23 :1;\r
+    IO_WORD _INTPND24 :1;\r
+    IO_WORD _INTPND25 :1;\r
+    IO_WORD _INTPND26 :1;\r
+    IO_WORD _INTPND27 :1;\r
+    IO_WORD _INTPND28 :1;\r
+    IO_WORD _INTPND29 :1;\r
+    IO_WORD _INTPND30 :1;\r
+    IO_WORD _INTPND31 :1;\r
+    IO_WORD _INTPND32 :1;\r
+  }bit;\r
+ }INTPND21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND17 :1;\r
+    IO_BYTE _INTPND18 :1;\r
+    IO_BYTE _INTPND19 :1;\r
+    IO_BYTE _INTPND20 :1;\r
+    IO_BYTE _INTPND21 :1;\r
+    IO_BYTE _INTPND22 :1;\r
+    IO_BYTE _INTPND23 :1;\r
+    IO_BYTE _INTPND24 :1;\r
+  }bit;\r
+ }INTPND2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _INTPND25 :1;\r
+    IO_BYTE _INTPND26 :1;\r
+    IO_BYTE _INTPND27 :1;\r
+    IO_BYTE _INTPND28 :1;\r
+    IO_BYTE _INTPND29 :1;\r
+    IO_BYTE _INTPND30 :1;\r
+    IO_BYTE _INTPND31 :1;\r
+    IO_BYTE _INTPND32 :1;\r
+  }bit;\r
+ }INTPND2H1STR;\r
+typedef union{  \r
+    IO_LWORD   lword;\r
+    struct{\r
+    IO_LWORD _MSGVAL1 :1;\r
+    IO_LWORD _MSGVAL2 :1;\r
+    IO_LWORD _MSGVAL3 :1;\r
+    IO_LWORD _MSGVAL4 :1;\r
+    IO_LWORD _MSGVAL5 :1;\r
+    IO_LWORD _MSGVAL6 :1;\r
+    IO_LWORD _MSGVAL7 :1;\r
+    IO_LWORD _MSGVAL8 :1;\r
+    IO_LWORD _MSGVAL9 :1;\r
+    IO_LWORD _MSGVAL10 :1;\r
+    IO_LWORD _MSGVAL11 :1;\r
+    IO_LWORD _MSGVAL12 :1;\r
+    IO_LWORD _MSGVAL13 :1;\r
+    IO_LWORD _MSGVAL14 :1;\r
+    IO_LWORD _MSGVAL15 :1;\r
+    IO_LWORD _MSGVAL16 :1;\r
+    IO_LWORD _MSGVAL17 :1;\r
+    IO_LWORD _MSGVAL18 :1;\r
+    IO_LWORD _MSGVAL19 :1;\r
+    IO_LWORD _MSGVAL20 :1;\r
+    IO_LWORD _MSGVAL21 :1;\r
+    IO_LWORD _MSGVAL22 :1;\r
+    IO_LWORD _MSGVAL23 :1;\r
+    IO_LWORD _MSGVAL24 :1;\r
+    IO_LWORD _MSGVAL25 :1;\r
+    IO_LWORD _MSGVAL26 :1;\r
+    IO_LWORD _MSGVAL27 :1;\r
+    IO_LWORD _MSGVAL28 :1;\r
+    IO_LWORD _MSGVAL29 :1;\r
+    IO_LWORD _MSGVAL30 :1;\r
+    IO_LWORD _MSGVAL31 :1;\r
+    IO_LWORD _MSGVAL32 :1;\r
+  }bit;\r
+  struct{\r
+    IO_LWORD _MSGVAL :32;\r
+  }bitc;\r
+ }MSGVAL1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGVAL1 :1;\r
+    IO_WORD _MSGVAL2 :1;\r
+    IO_WORD _MSGVAL3 :1;\r
+    IO_WORD _MSGVAL4 :1;\r
+    IO_WORD _MSGVAL5 :1;\r
+    IO_WORD _MSGVAL6 :1;\r
+    IO_WORD _MSGVAL7 :1;\r
+    IO_WORD _MSGVAL8 :1;\r
+    IO_WORD _MSGVAL9 :1;\r
+    IO_WORD _MSGVAL10 :1;\r
+    IO_WORD _MSGVAL11 :1;\r
+    IO_WORD _MSGVAL12 :1;\r
+    IO_WORD _MSGVAL13 :1;\r
+    IO_WORD _MSGVAL14 :1;\r
+    IO_WORD _MSGVAL15 :1;\r
+    IO_WORD _MSGVAL16 :1;\r
+  }bit;\r
+ }MSGVAL11STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL1 :1;\r
+    IO_BYTE _MSGVAL2 :1;\r
+    IO_BYTE _MSGVAL3 :1;\r
+    IO_BYTE _MSGVAL4 :1;\r
+    IO_BYTE _MSGVAL5 :1;\r
+    IO_BYTE _MSGVAL6 :1;\r
+    IO_BYTE _MSGVAL7 :1;\r
+    IO_BYTE _MSGVAL8 :1;\r
+  }bit;\r
+ }MSGVAL1L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL9 :1;\r
+    IO_BYTE _MSGVAL10 :1;\r
+    IO_BYTE _MSGVAL11 :1;\r
+    IO_BYTE _MSGVAL12 :1;\r
+    IO_BYTE _MSGVAL13 :1;\r
+    IO_BYTE _MSGVAL14 :1;\r
+    IO_BYTE _MSGVAL15 :1;\r
+    IO_BYTE _MSGVAL16 :1;\r
+  }bit;\r
+ }MSGVAL1H1STR;\r
+typedef union{  \r
+    IO_WORD    word;\r
+    struct{\r
+    IO_WORD _MSGVAL17 :1;\r
+    IO_WORD _MSGVAL18 :1;\r
+    IO_WORD _MSGVAL19 :1;\r
+    IO_WORD _MSGVAL20 :1;\r
+    IO_WORD _MSGVAL21 :1;\r
+    IO_WORD _MSGVAL22 :1;\r
+    IO_WORD _MSGVAL23 :1;\r
+    IO_WORD _MSGVAL24 :1;\r
+    IO_WORD _MSGVAL25 :1;\r
+    IO_WORD _MSGVAL26 :1;\r
+    IO_WORD _MSGVAL27 :1;\r
+    IO_WORD _MSGVAL28 :1;\r
+    IO_WORD _MSGVAL29 :1;\r
+    IO_WORD _MSGVAL30 :1;\r
+    IO_WORD _MSGVAL31 :1;\r
+    IO_WORD _MSGVAL32 :1;\r
+  }bit;\r
+ }MSGVAL21STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL17 :1;\r
+    IO_BYTE _MSGVAL18 :1;\r
+    IO_BYTE _MSGVAL19 :1;\r
+    IO_BYTE _MSGVAL20 :1;\r
+    IO_BYTE _MSGVAL21 :1;\r
+    IO_BYTE _MSGVAL22 :1;\r
+    IO_BYTE _MSGVAL23 :1;\r
+    IO_BYTE _MSGVAL24 :1;\r
+  }bit;\r
+ }MSGVAL2L1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _MSGVAL25 :1;\r
+    IO_BYTE _MSGVAL26 :1;\r
+    IO_BYTE _MSGVAL27 :1;\r
+    IO_BYTE _MSGVAL28 :1;\r
+    IO_BYTE _MSGVAL29 :1;\r
+    IO_BYTE _MSGVAL30 :1;\r
+    IO_BYTE _MSGVAL31 :1;\r
+    IO_BYTE _MSGVAL32 :1;\r
+  }bit;\r
+ }MSGVAL2H1STR;\r
+typedef union{  \r
+    IO_BYTE    byte;\r
+    struct{\r
+    IO_BYTE _OE :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+    IO_BYTE  :1;\r
+  }bit;\r
+ }COER1STR;\r
+\r
+/* C-DECLARATIONS */\r
+\r
+__IO_EXTERN __io PDR00STR _pdr00;  \r
+#define PDR00 _pdr00.byte\r
+#define PDR00_P0 _pdr00.bit._P0\r
+#define PDR00_P1 _pdr00.bit._P1\r
+#define PDR00_P2 _pdr00.bit._P2\r
+#define PDR00_P3 _pdr00.bit._P3\r
+#define PDR00_P4 _pdr00.bit._P4\r
+#define PDR00_P5 _pdr00.bit._P5\r
+#define PDR00_P6 _pdr00.bit._P6\r
+#define PDR00_P7 _pdr00.bit._P7\r
+__IO_EXTERN __io PDR01STR _pdr01;  \r
+#define PDR01 _pdr01.byte\r
+#define PDR01_P0 _pdr01.bit._P0\r
+#define PDR01_P1 _pdr01.bit._P1\r
+#define PDR01_P2 _pdr01.bit._P2\r
+#define PDR01_P3 _pdr01.bit._P3\r
+#define PDR01_P4 _pdr01.bit._P4\r
+#define PDR01_P5 _pdr01.bit._P5\r
+#define PDR01_P6 _pdr01.bit._P6\r
+#define PDR01_P7 _pdr01.bit._P7\r
+__IO_EXTERN __io PDR02STR _pdr02;  \r
+#define PDR02 _pdr02.byte\r
+#define PDR02_P0 _pdr02.bit._P0\r
+#define PDR02_P1 _pdr02.bit._P1\r
+#define PDR02_P2 _pdr02.bit._P2\r
+#define PDR02_P3 _pdr02.bit._P3\r
+#define PDR02_P4 _pdr02.bit._P4\r
+#define PDR02_P5 _pdr02.bit._P5\r
+#define PDR02_P6 _pdr02.bit._P6\r
+#define PDR02_P7 _pdr02.bit._P7\r
+__IO_EXTERN __io PDR03STR _pdr03;  \r
+#define PDR03 _pdr03.byte\r
+#define PDR03_P0 _pdr03.bit._P0\r
+#define PDR03_P1 _pdr03.bit._P1\r
+#define PDR03_P2 _pdr03.bit._P2\r
+#define PDR03_P3 _pdr03.bit._P3\r
+#define PDR03_P4 _pdr03.bit._P4\r
+#define PDR03_P5 _pdr03.bit._P5\r
+#define PDR03_P6 _pdr03.bit._P6\r
+#define PDR03_P7 _pdr03.bit._P7\r
+__IO_EXTERN __io PDR04STR _pdr04;  \r
+#define PDR04 _pdr04.byte\r
+#define PDR04_P0 _pdr04.bit._P0\r
+#define PDR04_P1 _pdr04.bit._P1\r
+#define PDR04_P2 _pdr04.bit._P2\r
+#define PDR04_P3 _pdr04.bit._P3\r
+#define PDR04_P4 _pdr04.bit._P4\r
+#define PDR04_P5 _pdr04.bit._P5\r
+#define PDR04_P6 _pdr04.bit._P6\r
+#define PDR04_P7 _pdr04.bit._P7\r
+__IO_EXTERN __io PDR05STR _pdr05;  \r
+#define PDR05 _pdr05.byte\r
+#define PDR05_P0 _pdr05.bit._P0\r
+#define PDR05_P1 _pdr05.bit._P1\r
+#define PDR05_P2 _pdr05.bit._P2\r
+#define PDR05_P3 _pdr05.bit._P3\r
+#define PDR05_P4 _pdr05.bit._P4\r
+#define PDR05_P5 _pdr05.bit._P5\r
+#define PDR05_P6 _pdr05.bit._P6\r
+#define PDR05_P7 _pdr05.bit._P7\r
+__IO_EXTERN __io PDR06STR _pdr06;  \r
+#define PDR06 _pdr06.byte\r
+#define PDR06_P0 _pdr06.bit._P0\r
+#define PDR06_P1 _pdr06.bit._P1\r
+#define PDR06_P2 _pdr06.bit._P2\r
+#define PDR06_P3 _pdr06.bit._P3\r
+#define PDR06_P4 _pdr06.bit._P4\r
+#define PDR06_P5 _pdr06.bit._P5\r
+#define PDR06_P6 _pdr06.bit._P6\r
+#define PDR06_P7 _pdr06.bit._P7\r
+__IO_EXTERN __io PDR07STR _pdr07;  \r
+#define PDR07 _pdr07.byte\r
+#define PDR07_P0 _pdr07.bit._P0\r
+#define PDR07_P1 _pdr07.bit._P1\r
+#define PDR07_P2 _pdr07.bit._P2\r
+#define PDR07_P3 _pdr07.bit._P3\r
+#define PDR07_P4 _pdr07.bit._P4\r
+#define PDR07_P5 _pdr07.bit._P5\r
+#define PDR07_P6 _pdr07.bit._P6\r
+#define PDR07_P7 _pdr07.bit._P7\r
+__IO_EXTERN __io PDR08STR _pdr08;  \r
+#define PDR08 _pdr08.byte\r
+#define PDR08_P0 _pdr08.bit._P0\r
+#define PDR08_P1 _pdr08.bit._P1\r
+#define PDR08_P2 _pdr08.bit._P2\r
+#define PDR08_P3 _pdr08.bit._P3\r
+#define PDR08_P4 _pdr08.bit._P4\r
+#define PDR08_P5 _pdr08.bit._P5\r
+#define PDR08_P6 _pdr08.bit._P6\r
+#define PDR08_P7 _pdr08.bit._P7\r
+__IO_EXTERN __io PDR09STR _pdr09;  \r
+#define PDR09 _pdr09.byte\r
+#define PDR09_P0 _pdr09.bit._P0\r
+#define PDR09_P1 _pdr09.bit._P1\r
+#define PDR09_P2 _pdr09.bit._P2\r
+#define PDR09_P3 _pdr09.bit._P3\r
+#define PDR09_P4 _pdr09.bit._P4\r
+#define PDR09_P5 _pdr09.bit._P5\r
+#define PDR09_P6 _pdr09.bit._P6\r
+#define PDR09_P7 _pdr09.bit._P7\r
+__IO_EXTERN __io PDR10STR _pdr10;  \r
+#define PDR10 _pdr10.byte\r
+#define PDR10_P0 _pdr10.bit._P0\r
+#define PDR10_P1 _pdr10.bit._P1\r
+__IO_EXTERN __io ADCSSTR _adcs;  \r
+#define ADCS _adcs.word\r
+#define ADCS_resv _adcs.bit._resv\r
+#define ADCS_S10 _adcs.bit._S10\r
+#define ADCS_MD0 _adcs.bit._MD0\r
+#define ADCS_MD1 _adcs.bit._MD1\r
+#define ADCS_STRT _adcs.bit._STRT\r
+#define ADCS_STS0 _adcs.bit._STS0\r
+#define ADCS_STS1 _adcs.bit._STS1\r
+#define ADCS_PAUS _adcs.bit._PAUS\r
+#define ADCS_INTE _adcs.bit._INTE\r
+#define ADCS_INT _adcs.bit._INT\r
+#define ADCS_BUSY _adcs.bit._BUSY\r
+#define ADCS_MD _adcs.bitc._MD\r
+#define ADCS_STS _adcs.bitc._STS\r
+__IO_EXTERN __io ADCSLSTR _adcsl;  \r
+#define ADCSL _adcsl.byte\r
+#define ADCSL_resv _adcsl.bit._resv\r
+#define ADCSL_S10 _adcsl.bit._S10\r
+#define ADCSL_MD0 _adcsl.bit._MD0\r
+#define ADCSL_MD1 _adcsl.bit._MD1\r
+#define ADCSL_MD _adcsl.bitc._MD\r
+__IO_EXTERN __io ADCSHSTR _adcsh;  \r
+#define ADCSH _adcsh.byte\r
+#define ADCSH_STRT _adcsh.bit._STRT\r
+#define ADCSH_STS0 _adcsh.bit._STS0\r
+#define ADCSH_STS1 _adcsh.bit._STS1\r
+#define ADCSH_PAUS _adcsh.bit._PAUS\r
+#define ADCSH_INTE _adcsh.bit._INTE\r
+#define ADCSH_INT _adcsh.bit._INT\r
+#define ADCSH_BUSY _adcsh.bit._BUSY\r
+#define ADCSH_STS _adcsh.bitc._STS\r
+__IO_EXTERN __io ADCRSTR _adcr;  \r
+#define ADCR _adcr.word\r
+#define ADCR_D0 _adcr.bit._D0\r
+#define ADCR_D1 _adcr.bit._D1\r
+#define ADCR_D2 _adcr.bit._D2\r
+#define ADCR_D3 _adcr.bit._D3\r
+#define ADCR_D4 _adcr.bit._D4\r
+#define ADCR_D5 _adcr.bit._D5\r
+#define ADCR_D6 _adcr.bit._D6\r
+#define ADCR_D7 _adcr.bit._D7\r
+#define ADCR_D8 _adcr.bit._D8\r
+#define ADCR_D9 _adcr.bit._D9\r
+#define ADCR_D _adcr.bitc._D\r
+__IO_EXTERN __io ADCRLSTR _adcrl;  \r
+#define ADCRL _adcrl.byte\r
+#define ADCRL_D0 _adcrl.bit._D0\r
+#define ADCRL_D1 _adcrl.bit._D1\r
+#define ADCRL_D2 _adcrl.bit._D2\r
+#define ADCRL_D3 _adcrl.bit._D3\r
+#define ADCRL_D4 _adcrl.bit._D4\r
+#define ADCRL_D5 _adcrl.bit._D5\r
+#define ADCRL_D6 _adcrl.bit._D6\r
+#define ADCRL_D7 _adcrl.bit._D7\r
+__IO_EXTERN __io ADCRHSTR _adcrh;  \r
+#define ADCRH _adcrh.byte\r
+#define ADCRH_D8 _adcrh.bit._D8\r
+#define ADCRH_D9 _adcrh.bit._D9\r
+__IO_EXTERN __io ADSRSTR _adsr;  \r
+#define ADSR _adsr.word\r
+#define ADSR_ANE0 _adsr.bit._ANE0\r
+#define ADSR_ANE1 _adsr.bit._ANE1\r
+#define ADSR_ANE2 _adsr.bit._ANE2\r
+#define ADSR_ANE3 _adsr.bit._ANE3\r
+#define ADSR_ANE4 _adsr.bit._ANE4\r
+#define ADSR_ANS0 _adsr.bit._ANS0\r
+#define ADSR_ANS1 _adsr.bit._ANS1\r
+#define ADSR_ANS2 _adsr.bit._ANS2\r
+#define ADSR_ANS3 _adsr.bit._ANS3\r
+#define ADSR_ANS4 _adsr.bit._ANS4\r
+#define ADSR_CT0 _adsr.bit._CT0\r
+#define ADSR_CT1 _adsr.bit._CT1\r
+#define ADSR_CT2 _adsr.bit._CT2\r
+#define ADSR_ST0 _adsr.bit._ST0\r
+#define ADSR_ST1 _adsr.bit._ST1\r
+#define ADSR_ST2 _adsr.bit._ST2\r
+__IO_EXTERN __io ADECRSTR _adecr;  \r
+#define ADECR _adecr.byte\r
+#define ADECR_ADSEL _adecr.bit._ADSEL\r
+#define ADECR_HSEL _adecr.bit._HSEL\r
+#define ADECR_LSEL _adecr.bit._LSEL\r
+__IO_EXTERN __io TCDT0STR _tcdt0;  \r
+#define TCDT0 _tcdt0.word\r
+#define TCDT0_T0 _tcdt0.bit._T0\r
+#define TCDT0_T1 _tcdt0.bit._T1\r
+#define TCDT0_T2 _tcdt0.bit._T2\r
+#define TCDT0_T3 _tcdt0.bit._T3\r
+#define TCDT0_T4 _tcdt0.bit._T4\r
+#define TCDT0_T5 _tcdt0.bit._T5\r
+#define TCDT0_T6 _tcdt0.bit._T6\r
+#define TCDT0_T7 _tcdt0.bit._T7\r
+#define TCDT0_T8 _tcdt0.bit._T8\r
+#define TCDT0_T9 _tcdt0.bit._T9\r
+#define TCDT0_T10 _tcdt0.bit._T10\r
+#define TCDT0_T11 _tcdt0.bit._T11\r
+#define TCDT0_T12 _tcdt0.bit._T12\r
+#define TCDT0_T13 _tcdt0.bit._T13\r
+#define TCDT0_T14 _tcdt0.bit._T14\r
+#define TCDT0_T15 _tcdt0.bit._T15\r
+#define TCDT0_T _tcdt0.bitc._T\r
+__IO_EXTERN __io TCCS0STR _tccs0;  \r
+#define TCCS0 _tccs0.word\r
+#define TCCS0_CLK0 _tccs0.bit._CLK0\r
+#define TCCS0_CLK1 _tccs0.bit._CLK1\r
+#define TCCS0_CLK2 _tccs0.bit._CLK2\r
+#define TCCS0_CLR _tccs0.bit._CLR\r
+#define TCCS0_MODE _tccs0.bit._MODE\r
+#define TCCS0_STOP _tccs0.bit._STOP\r
+#define TCCS0_IVFE _tccs0.bit._IVFE\r
+#define TCCS0_IVF _tccs0.bit._IVF\r
+#define TCCS0_FSEL _tccs0.bit._FSEL\r
+#define TCCS0_ECKE _tccs0.bit._ECKE\r
+#define TCCS0_CLK _tccs0.bitc._CLK\r
+__IO_EXTERN __io TCCSL0STR _tccsl0;  \r
+#define TCCSL0 _tccsl0.byte\r
+#define TCCSL0_CLK0 _tccsl0.bit._CLK0\r
+#define TCCSL0_CLK1 _tccsl0.bit._CLK1\r
+#define TCCSL0_CLK2 _tccsl0.bit._CLK2\r
+#define TCCSL0_CLR _tccsl0.bit._CLR\r
+#define TCCSL0_MODE _tccsl0.bit._MODE\r
+#define TCCSL0_STOP _tccsl0.bit._STOP\r
+#define TCCSL0_IVFE _tccsl0.bit._IVFE\r
+#define TCCSL0_IVF _tccsl0.bit._IVF\r
+#define TCCSL0_CLK _tccsl0.bitc._CLK\r
+__IO_EXTERN __io TCCSH0STR _tccsh0;  \r
+#define TCCSH0 _tccsh0.byte\r
+#define TCCSH0_FSEL _tccsh0.bit._FSEL\r
+#define TCCSH0_ECKE _tccsh0.bit._ECKE\r
+__IO_EXTERN __io TCDT1STR _tcdt1;  \r
+#define TCDT1 _tcdt1.word\r
+#define TCDT1_T0 _tcdt1.bit._T0\r
+#define TCDT1_T1 _tcdt1.bit._T1\r
+#define TCDT1_T2 _tcdt1.bit._T2\r
+#define TCDT1_T3 _tcdt1.bit._T3\r
+#define TCDT1_T4 _tcdt1.bit._T4\r
+#define TCDT1_T5 _tcdt1.bit._T5\r
+#define TCDT1_T6 _tcdt1.bit._T6\r
+#define TCDT1_T7 _tcdt1.bit._T7\r
+#define TCDT1_T8 _tcdt1.bit._T8\r
+#define TCDT1_T9 _tcdt1.bit._T9\r
+#define TCDT1_T10 _tcdt1.bit._T10\r
+#define TCDT1_T11 _tcdt1.bit._T11\r
+#define TCDT1_T12 _tcdt1.bit._T12\r
+#define TCDT1_T13 _tcdt1.bit._T13\r
+#define TCDT1_T14 _tcdt1.bit._T14\r
+#define TCDT1_T15 _tcdt1.bit._T15\r
+#define TCDT1_T _tcdt1.bitc._T\r
+__IO_EXTERN __io TCCS1STR _tccs1;  \r
+#define TCCS1 _tccs1.word\r
+#define TCCS1_CLK0 _tccs1.bit._CLK0\r
+#define TCCS1_CLK1 _tccs1.bit._CLK1\r
+#define TCCS1_CLK2 _tccs1.bit._CLK2\r
+#define TCCS1_CLR _tccs1.bit._CLR\r
+#define TCCS1_MODE _tccs1.bit._MODE\r
+#define TCCS1_STOP _tccs1.bit._STOP\r
+#define TCCS1_IVFE _tccs1.bit._IVFE\r
+#define TCCS1_IVF _tccs1.bit._IVF\r
+#define TCCS1_FSEL _tccs1.bit._FSEL\r
+#define TCCS1_ECKE _tccs1.bit._ECKE\r
+#define TCCS1_CLK _tccs1.bitc._CLK\r
+__IO_EXTERN __io TCCSL1STR _tccsl1;  \r
+#define TCCSL1 _tccsl1.byte\r
+#define TCCSL1_CLK0 _tccsl1.bit._CLK0\r
+#define TCCSL1_CLK1 _tccsl1.bit._CLK1\r
+#define TCCSL1_CLK2 _tccsl1.bit._CLK2\r
+#define TCCSL1_CLR _tccsl1.bit._CLR\r
+#define TCCSL1_MODE _tccsl1.bit._MODE\r
+#define TCCSL1_STOP _tccsl1.bit._STOP\r
+#define TCCSL1_IVFE _tccsl1.bit._IVFE\r
+#define TCCSL1_IVF _tccsl1.bit._IVF\r
+#define TCCSL1_CLK _tccsl1.bitc._CLK\r
+__IO_EXTERN __io TCCSH1STR _tccsh1;  \r
+#define TCCSH1 _tccsh1.byte\r
+#define TCCSH1_FSEL _tccsh1.bit._FSEL\r
+#define TCCSH1_ECKE _tccsh1.bit._ECKE\r
+__IO_EXTERN __io OCS0STR _ocs0;  \r
+#define OCS0 _ocs0.byte\r
+#define OCS0_CST0 _ocs0.bit._CST0\r
+#define OCS0_CST1 _ocs0.bit._CST1\r
+#define OCS0_ICE0 _ocs0.bit._ICE0\r
+#define OCS0_ICE1 _ocs0.bit._ICE1\r
+#define OCS0_ICP0 _ocs0.bit._ICP0\r
+#define OCS0_ICP1 _ocs0.bit._ICP1\r
+__IO_EXTERN __io OCS1STR _ocs1;  \r
+#define OCS1 _ocs1.byte\r
+#define OCS1_OTD0 _ocs1.bit._OTD0\r
+#define OCS1_OTD1 _ocs1.bit._OTD1\r
+#define OCS1_OTE0 _ocs1.bit._OTE0\r
+#define OCS1_OTE1 _ocs1.bit._OTE1\r
+#define OCS1_CMOD0 _ocs1.bit._CMOD0\r
+#define OCS1_CMOD1 _ocs1.bit._CMOD1\r
+__IO_EXTERN __io OCCP0STR _occp0;  \r
+#define OCCP0 _occp0.word\r
+#define OCCP0_C00 _occp0.bit._C00\r
+#define OCCP0_C01 _occp0.bit._C01\r
+#define OCCP0_C02 _occp0.bit._C02\r
+#define OCCP0_C03 _occp0.bit._C03\r
+#define OCCP0_C04 _occp0.bit._C04\r
+#define OCCP0_C05 _occp0.bit._C05\r
+#define OCCP0_C06 _occp0.bit._C06\r
+#define OCCP0_C07 _occp0.bit._C07\r
+#define OCCP0_C08 _occp0.bit._C08\r
+#define OCCP0_C09 _occp0.bit._C09\r
+#define OCCP0_C10 _occp0.bit._C10\r
+#define OCCP0_C11 _occp0.bit._C11\r
+#define OCCP0_C12 _occp0.bit._C12\r
+#define OCCP0_C13 _occp0.bit._C13\r
+#define OCCP0_C14 _occp0.bit._C14\r
+#define OCCP0_C15 _occp0.bit._C15\r
+#define OCCP0_C0 _occp0.bitc._C0\r
+__IO_EXTERN __io OCCP1STR _occp1;  \r
+#define OCCP1 _occp1.word\r
+#define OCCP1_C00 _occp1.bit._C00\r
+#define OCCP1_C01 _occp1.bit._C01\r
+#define OCCP1_C02 _occp1.bit._C02\r
+#define OCCP1_C03 _occp1.bit._C03\r
+#define OCCP1_C04 _occp1.bit._C04\r
+#define OCCP1_C05 _occp1.bit._C05\r
+#define OCCP1_C06 _occp1.bit._C06\r
+#define OCCP1_C07 _occp1.bit._C07\r
+#define OCCP1_C08 _occp1.bit._C08\r
+#define OCCP1_C09 _occp1.bit._C09\r
+#define OCCP1_C10 _occp1.bit._C10\r
+#define OCCP1_C11 _occp1.bit._C11\r
+#define OCCP1_C12 _occp1.bit._C12\r
+#define OCCP1_C13 _occp1.bit._C13\r
+#define OCCP1_C14 _occp1.bit._C14\r
+#define OCCP1_C15 _occp1.bit._C15\r
+#define OCCP1_C0 _occp1.bitc._C0\r
+__IO_EXTERN __io OCS2STR _ocs2;  \r
+#define OCS2 _ocs2.byte\r
+#define OCS2_CST2 _ocs2.bit._CST2\r
+#define OCS2_CST3 _ocs2.bit._CST3\r
+#define OCS2_ICE2 _ocs2.bit._ICE2\r
+#define OCS2_ICE3 _ocs2.bit._ICE3\r
+#define OCS2_ICP2 _ocs2.bit._ICP2\r
+#define OCS2_ICP3 _ocs2.bit._ICP3\r
+__IO_EXTERN __io OCS3STR _ocs3;  \r
+#define OCS3 _ocs3.byte\r
+#define OCS3_OTD2 _ocs3.bit._OTD2\r
+#define OCS3_OTD3 _ocs3.bit._OTD3\r
+#define OCS3_OTE2 _ocs3.bit._OTE2\r
+#define OCS3_OTE3 _ocs3.bit._OTE3\r
+#define OCS3_CMOD0 _ocs3.bit._CMOD0\r
+#define OCS3_CMOD1 _ocs3.bit._CMOD1\r
+__IO_EXTERN __io OCCP2STR _occp2;  \r
+#define OCCP2 _occp2.word\r
+#define OCCP2_C00 _occp2.bit._C00\r
+#define OCCP2_C01 _occp2.bit._C01\r
+#define OCCP2_C02 _occp2.bit._C02\r
+#define OCCP2_C03 _occp2.bit._C03\r
+#define OCCP2_C04 _occp2.bit._C04\r
+#define OCCP2_C05 _occp2.bit._C05\r
+#define OCCP2_C06 _occp2.bit._C06\r
+#define OCCP2_C07 _occp2.bit._C07\r
+#define OCCP2_C08 _occp2.bit._C08\r
+#define OCCP2_C09 _occp2.bit._C09\r
+#define OCCP2_C10 _occp2.bit._C10\r
+#define OCCP2_C11 _occp2.bit._C11\r
+#define OCCP2_C12 _occp2.bit._C12\r
+#define OCCP2_C13 _occp2.bit._C13\r
+#define OCCP2_C14 _occp2.bit._C14\r
+#define OCCP2_C15 _occp2.bit._C15\r
+#define OCCP2_C0 _occp2.bitc._C0\r
+__IO_EXTERN __io OCCP3STR _occp3;  \r
+#define OCCP3 _occp3.word\r
+#define OCCP3_C00 _occp3.bit._C00\r
+#define OCCP3_C01 _occp3.bit._C01\r
+#define OCCP3_C02 _occp3.bit._C02\r
+#define OCCP3_C03 _occp3.bit._C03\r
+#define OCCP3_C04 _occp3.bit._C04\r
+#define OCCP3_C05 _occp3.bit._C05\r
+#define OCCP3_C06 _occp3.bit._C06\r
+#define OCCP3_C07 _occp3.bit._C07\r
+#define OCCP3_C08 _occp3.bit._C08\r
+#define OCCP3_C09 _occp3.bit._C09\r
+#define OCCP3_C10 _occp3.bit._C10\r
+#define OCCP3_C11 _occp3.bit._C11\r
+#define OCCP3_C12 _occp3.bit._C12\r
+#define OCCP3_C13 _occp3.bit._C13\r
+#define OCCP3_C14 _occp3.bit._C14\r
+#define OCCP3_C15 _occp3.bit._C15\r
+#define OCCP3_C0 _occp3.bitc._C0\r
+__IO_EXTERN __io OCS4STR _ocs4;  \r
+#define OCS4 _ocs4.byte\r
+#define OCS4_CST4 _ocs4.bit._CST4\r
+#define OCS4_CST5 _ocs4.bit._CST5\r
+#define OCS4_ICE4 _ocs4.bit._ICE4\r
+#define OCS4_ICE5 _ocs4.bit._ICE5\r
+#define OCS4_ICP4 _ocs4.bit._ICP4\r
+#define OCS4_ICP5 _ocs4.bit._ICP5\r
+__IO_EXTERN __io OCS5STR _ocs5;  \r
+#define OCS5 _ocs5.byte\r
+#define OCS5_OTD4 _ocs5.bit._OTD4\r
+#define OCS5_OTD5 _ocs5.bit._OTD5\r
+#define OCS5_OTE4 _ocs5.bit._OTE4\r
+#define OCS5_OTE5 _ocs5.bit._OTE5\r
+#define OCS5_CMOD0 _ocs5.bit._CMOD0\r
+#define OCS5_CMOD1 _ocs5.bit._CMOD1\r
+__IO_EXTERN __io OCCP4STR _occp4;  \r
+#define OCCP4 _occp4.word\r
+#define OCCP4_C00 _occp4.bit._C00\r
+#define OCCP4_C01 _occp4.bit._C01\r
+#define OCCP4_C02 _occp4.bit._C02\r
+#define OCCP4_C03 _occp4.bit._C03\r
+#define OCCP4_C04 _occp4.bit._C04\r
+#define OCCP4_C05 _occp4.bit._C05\r
+#define OCCP4_C06 _occp4.bit._C06\r
+#define OCCP4_C07 _occp4.bit._C07\r
+#define OCCP4_C08 _occp4.bit._C08\r
+#define OCCP4_C09 _occp4.bit._C09\r
+#define OCCP4_C10 _occp4.bit._C10\r
+#define OCCP4_C11 _occp4.bit._C11\r
+#define OCCP4_C12 _occp4.bit._C12\r
+#define OCCP4_C13 _occp4.bit._C13\r
+#define OCCP4_C14 _occp4.bit._C14\r
+#define OCCP4_C15 _occp4.bit._C15\r
+#define OCCP4_C0 _occp4.bitc._C0\r
+__IO_EXTERN __io OCCP5STR _occp5;  \r
+#define OCCP5 _occp5.word\r
+#define OCCP5_C00 _occp5.bit._C00\r
+#define OCCP5_C01 _occp5.bit._C01\r
+#define OCCP5_C02 _occp5.bit._C02\r
+#define OCCP5_C03 _occp5.bit._C03\r
+#define OCCP5_C04 _occp5.bit._C04\r
+#define OCCP5_C05 _occp5.bit._C05\r
+#define OCCP5_C06 _occp5.bit._C06\r
+#define OCCP5_C07 _occp5.bit._C07\r
+#define OCCP5_C08 _occp5.bit._C08\r
+#define OCCP5_C09 _occp5.bit._C09\r
+#define OCCP5_C10 _occp5.bit._C10\r
+#define OCCP5_C11 _occp5.bit._C11\r
+#define OCCP5_C12 _occp5.bit._C12\r
+#define OCCP5_C13 _occp5.bit._C13\r
+#define OCCP5_C14 _occp5.bit._C14\r
+#define OCCP5_C15 _occp5.bit._C15\r
+#define OCCP5_C0 _occp5.bitc._C0\r
+__IO_EXTERN __io OCS6STR _ocs6;  \r
+#define OCS6 _ocs6.byte\r
+#define OCS6_CST6 _ocs6.bit._CST6\r
+#define OCS6_CST7 _ocs6.bit._CST7\r
+#define OCS6_ICE6 _ocs6.bit._ICE6\r
+#define OCS6_ICE7 _ocs6.bit._ICE7\r
+#define OCS6_ICP6 _ocs6.bit._ICP6\r
+#define OCS6_ICP7 _ocs6.bit._ICP7\r
+__IO_EXTERN __io OCS7STR _ocs7;  \r
+#define OCS7 _ocs7.byte\r
+#define OCS7_OTD6 _ocs7.bit._OTD6\r
+#define OCS7_OTD7 _ocs7.bit._OTD7\r
+#define OCS7_OTE6 _ocs7.bit._OTE6\r
+#define OCS7_OTE7 _ocs7.bit._OTE7\r
+#define OCS7_CMOD0 _ocs7.bit._CMOD0\r
+#define OCS7_CMOD1 _ocs7.bit._CMOD1\r
+__IO_EXTERN __io OCCP6STR _occp6;  \r
+#define OCCP6 _occp6.word\r
+#define OCCP6_C00 _occp6.bit._C00\r
+#define OCCP6_C01 _occp6.bit._C01\r
+#define OCCP6_C02 _occp6.bit._C02\r
+#define OCCP6_C03 _occp6.bit._C03\r
+#define OCCP6_C04 _occp6.bit._C04\r
+#define OCCP6_C05 _occp6.bit._C05\r
+#define OCCP6_C06 _occp6.bit._C06\r
+#define OCCP6_C07 _occp6.bit._C07\r
+#define OCCP6_C08 _occp6.bit._C08\r
+#define OCCP6_C09 _occp6.bit._C09\r
+#define OCCP6_C10 _occp6.bit._C10\r
+#define OCCP6_C11 _occp6.bit._C11\r
+#define OCCP6_C12 _occp6.bit._C12\r
+#define OCCP6_C13 _occp6.bit._C13\r
+#define OCCP6_C14 _occp6.bit._C14\r
+#define OCCP6_C15 _occp6.bit._C15\r
+#define OCCP6_C0 _occp6.bitc._C0\r
+__IO_EXTERN __io OCCP7STR _occp7;  \r
+#define OCCP7 _occp7.word\r
+#define OCCP7_C00 _occp7.bit._C00\r
+#define OCCP7_C01 _occp7.bit._C01\r
+#define OCCP7_C02 _occp7.bit._C02\r
+#define OCCP7_C03 _occp7.bit._C03\r
+#define OCCP7_C04 _occp7.bit._C04\r
+#define OCCP7_C05 _occp7.bit._C05\r
+#define OCCP7_C06 _occp7.bit._C06\r
+#define OCCP7_C07 _occp7.bit._C07\r
+#define OCCP7_C08 _occp7.bit._C08\r
+#define OCCP7_C09 _occp7.bit._C09\r
+#define OCCP7_C10 _occp7.bit._C10\r
+#define OCCP7_C11 _occp7.bit._C11\r
+#define OCCP7_C12 _occp7.bit._C12\r
+#define OCCP7_C13 _occp7.bit._C13\r
+#define OCCP7_C14 _occp7.bit._C14\r
+#define OCCP7_C15 _occp7.bit._C15\r
+#define OCCP7_C0 _occp7.bitc._C0\r
+__IO_EXTERN __io ICS01STR _ics01;  \r
+#define ICS01 _ics01.byte\r
+#define ICS01_EG00 _ics01.bit._EG00\r
+#define ICS01_EG01 _ics01.bit._EG01\r
+#define ICS01_EG10 _ics01.bit._EG10\r
+#define ICS01_EG11 _ics01.bit._EG11\r
+#define ICS01_ICE0 _ics01.bit._ICE0\r
+#define ICS01_ICE1 _ics01.bit._ICE1\r
+#define ICS01_ICP0 _ics01.bit._ICP0\r
+#define ICS01_ICP1 _ics01.bit._ICP1\r
+#define ICS01_EG0 _ics01.bitc._EG0\r
+#define ICS01_EG1 _ics01.bitc._EG1\r
+__IO_EXTERN __io ICE01STR _ice01;  \r
+#define ICE01 _ice01.byte\r
+#define ICE01_IEI0 _ice01.bit._IEI0\r
+#define ICE01_IEI1 _ice01.bit._IEI1\r
+#define ICE01_ICUS0 _ice01.bit._ICUS0\r
+#define ICE01_ICUS1 _ice01.bit._ICUS1\r
+__IO_EXTERN __io IPCP0STR _ipcp0;  \r
+#define IPCP0 _ipcp0.word\r
+#define IPCP0_CP00 _ipcp0.bit._CP00\r
+#define IPCP0_CP01 _ipcp0.bit._CP01\r
+#define IPCP0_CP02 _ipcp0.bit._CP02\r
+#define IPCP0_CP03 _ipcp0.bit._CP03\r
+#define IPCP0_CP04 _ipcp0.bit._CP04\r
+#define IPCP0_CP05 _ipcp0.bit._CP05\r
+#define IPCP0_CP06 _ipcp0.bit._CP06\r
+#define IPCP0_CP07 _ipcp0.bit._CP07\r
+#define IPCP0_CP08 _ipcp0.bit._CP08\r
+#define IPCP0_CP09 _ipcp0.bit._CP09\r
+#define IPCP0_CP10 _ipcp0.bit._CP10\r
+#define IPCP0_CP11 _ipcp0.bit._CP11\r
+#define IPCP0_CP12 _ipcp0.bit._CP12\r
+#define IPCP0_CP13 _ipcp0.bit._CP13\r
+#define IPCP0_CP14 _ipcp0.bit._CP14\r
+#define IPCP0_CP15 _ipcp0.bit._CP15\r
+#define IPCP0_CP0 _ipcp0.bitc._CP0\r
+__IO_EXTERN __io IPCPL0STR _ipcpl0;  \r
+#define IPCPL0 _ipcpl0.byte\r
+#define IPCPL0_CP00 _ipcpl0.bit._CP00\r
+#define IPCPL0_CP01 _ipcpl0.bit._CP01\r
+#define IPCPL0_CP02 _ipcpl0.bit._CP02\r
+#define IPCPL0_CP03 _ipcpl0.bit._CP03\r
+#define IPCPL0_CP04 _ipcpl0.bit._CP04\r
+#define IPCPL0_CP05 _ipcpl0.bit._CP05\r
+#define IPCPL0_CP06 _ipcpl0.bit._CP06\r
+#define IPCPL0_CP07 _ipcpl0.bit._CP07\r
+__IO_EXTERN __io IPCPH0STR _ipcph0;  \r
+#define IPCPH0 _ipcph0.byte\r
+#define IPCPH0_CP08 _ipcph0.bit._CP08\r
+#define IPCPH0_CP09 _ipcph0.bit._CP09\r
+#define IPCPH0_CP10 _ipcph0.bit._CP10\r
+#define IPCPH0_CP11 _ipcph0.bit._CP11\r
+#define IPCPH0_CP12 _ipcph0.bit._CP12\r
+#define IPCPH0_CP13 _ipcph0.bit._CP13\r
+#define IPCPH0_CP14 _ipcph0.bit._CP14\r
+#define IPCPH0_CP15 _ipcph0.bit._CP15\r
+__IO_EXTERN __io IPCP1STR _ipcp1;  \r
+#define IPCP1 _ipcp1.word\r
+#define IPCP1_CP00 _ipcp1.bit._CP00\r
+#define IPCP1_CP01 _ipcp1.bit._CP01\r
+#define IPCP1_CP02 _ipcp1.bit._CP02\r
+#define IPCP1_CP03 _ipcp1.bit._CP03\r
+#define IPCP1_CP04 _ipcp1.bit._CP04\r
+#define IPCP1_CP05 _ipcp1.bit._CP05\r
+#define IPCP1_CP06 _ipcp1.bit._CP06\r
+#define IPCP1_CP07 _ipcp1.bit._CP07\r
+#define IPCP1_CP08 _ipcp1.bit._CP08\r
+#define IPCP1_CP09 _ipcp1.bit._CP09\r
+#define IPCP1_CP10 _ipcp1.bit._CP10\r
+#define IPCP1_CP11 _ipcp1.bit._CP11\r
+#define IPCP1_CP12 _ipcp1.bit._CP12\r
+#define IPCP1_CP13 _ipcp1.bit._CP13\r
+#define IPCP1_CP14 _ipcp1.bit._CP14\r
+#define IPCP1_CP15 _ipcp1.bit._CP15\r
+#define IPCP1_CP0 _ipcp1.bitc._CP0\r
+__IO_EXTERN __io IPCPL1STR _ipcpl1;  \r
+#define IPCPL1 _ipcpl1.byte\r
+#define IPCPL1_CP00 _ipcpl1.bit._CP00\r
+#define IPCPL1_CP01 _ipcpl1.bit._CP01\r
+#define IPCPL1_CP02 _ipcpl1.bit._CP02\r
+#define IPCPL1_CP03 _ipcpl1.bit._CP03\r
+#define IPCPL1_CP04 _ipcpl1.bit._CP04\r
+#define IPCPL1_CP05 _ipcpl1.bit._CP05\r
+#define IPCPL1_CP06 _ipcpl1.bit._CP06\r
+#define IPCPL1_CP07 _ipcpl1.bit._CP07\r
+__IO_EXTERN __io IPCPH1STR _ipcph1;  \r
+#define IPCPH1 _ipcph1.byte\r
+#define IPCPH1_CP08 _ipcph1.bit._CP08\r
+#define IPCPH1_CP09 _ipcph1.bit._CP09\r
+#define IPCPH1_CP10 _ipcph1.bit._CP10\r
+#define IPCPH1_CP11 _ipcph1.bit._CP11\r
+#define IPCPH1_CP12 _ipcph1.bit._CP12\r
+#define IPCPH1_CP13 _ipcph1.bit._CP13\r
+#define IPCPH1_CP14 _ipcph1.bit._CP14\r
+#define IPCPH1_CP15 _ipcph1.bit._CP15\r
+__IO_EXTERN __io ICS23STR _ics23;  \r
+#define ICS23 _ics23.byte\r
+#define ICS23_EG20 _ics23.bit._EG20\r
+#define ICS23_EG21 _ics23.bit._EG21\r
+#define ICS23_EG30 _ics23.bit._EG30\r
+#define ICS23_EG31 _ics23.bit._EG31\r
+#define ICS23_ICE2 _ics23.bit._ICE2\r
+#define ICS23_ICE3 _ics23.bit._ICE3\r
+#define ICS23_ICP2 _ics23.bit._ICP2\r
+#define ICS23_ICP3 _ics23.bit._ICP3\r
+#define ICS23_EG2 _ics23.bitc._EG2\r
+#define ICS23_EG3 _ics23.bitc._EG3\r
+__IO_EXTERN __io ICE23STR _ice23;  \r
+#define ICE23 _ice23.byte\r
+#define ICE23_IEI2 _ice23.bit._IEI2\r
+#define ICE23_IEI3 _ice23.bit._IEI3\r
+__IO_EXTERN __io IPCP2STR _ipcp2;  \r
+#define IPCP2 _ipcp2.word\r
+#define IPCP2_CP00 _ipcp2.bit._CP00\r
+#define IPCP2_CP01 _ipcp2.bit._CP01\r
+#define IPCP2_CP02 _ipcp2.bit._CP02\r
+#define IPCP2_CP03 _ipcp2.bit._CP03\r
+#define IPCP2_CP04 _ipcp2.bit._CP04\r
+#define IPCP2_CP05 _ipcp2.bit._CP05\r
+#define IPCP2_CP06 _ipcp2.bit._CP06\r
+#define IPCP2_CP07 _ipcp2.bit._CP07\r
+#define IPCP2_CP08 _ipcp2.bit._CP08\r
+#define IPCP2_CP09 _ipcp2.bit._CP09\r
+#define IPCP2_CP10 _ipcp2.bit._CP10\r
+#define IPCP2_CP11 _ipcp2.bit._CP11\r
+#define IPCP2_CP12 _ipcp2.bit._CP12\r
+#define IPCP2_CP13 _ipcp2.bit._CP13\r
+#define IPCP2_CP14 _ipcp2.bit._CP14\r
+#define IPCP2_CP15 _ipcp2.bit._CP15\r
+#define IPCP2_CP0 _ipcp2.bitc._CP0\r
+__IO_EXTERN __io IPCPL2STR _ipcpl2;  \r
+#define IPCPL2 _ipcpl2.byte\r
+#define IPCPL2_CP00 _ipcpl2.bit._CP00\r
+#define IPCPL2_CP01 _ipcpl2.bit._CP01\r
+#define IPCPL2_CP02 _ipcpl2.bit._CP02\r
+#define IPCPL2_CP03 _ipcpl2.bit._CP03\r
+#define IPCPL2_CP04 _ipcpl2.bit._CP04\r
+#define IPCPL2_CP05 _ipcpl2.bit._CP05\r
+#define IPCPL2_CP06 _ipcpl2.bit._CP06\r
+#define IPCPL2_CP07 _ipcpl2.bit._CP07\r
+__IO_EXTERN __io IPCPH2STR _ipcph2;  \r
+#define IPCPH2 _ipcph2.byte\r
+#define IPCPH2_CP08 _ipcph2.bit._CP08\r
+#define IPCPH2_CP09 _ipcph2.bit._CP09\r
+#define IPCPH2_CP10 _ipcph2.bit._CP10\r
+#define IPCPH2_CP11 _ipcph2.bit._CP11\r
+#define IPCPH2_CP12 _ipcph2.bit._CP12\r
+#define IPCPH2_CP13 _ipcph2.bit._CP13\r
+#define IPCPH2_CP14 _ipcph2.bit._CP14\r
+#define IPCPH2_CP15 _ipcph2.bit._CP15\r
+__IO_EXTERN __io IPCP3STR _ipcp3;  \r
+#define IPCP3 _ipcp3.word\r
+#define IPCP3_CP00 _ipcp3.bit._CP00\r
+#define IPCP3_CP01 _ipcp3.bit._CP01\r
+#define IPCP3_CP02 _ipcp3.bit._CP02\r
+#define IPCP3_CP03 _ipcp3.bit._CP03\r
+#define IPCP3_CP04 _ipcp3.bit._CP04\r
+#define IPCP3_CP05 _ipcp3.bit._CP05\r
+#define IPCP3_CP06 _ipcp3.bit._CP06\r
+#define IPCP3_CP07 _ipcp3.bit._CP07\r
+#define IPCP3_CP08 _ipcp3.bit._CP08\r
+#define IPCP3_CP09 _ipcp3.bit._CP09\r
+#define IPCP3_CP10 _ipcp3.bit._CP10\r
+#define IPCP3_CP11 _ipcp3.bit._CP11\r
+#define IPCP3_CP12 _ipcp3.bit._CP12\r
+#define IPCP3_CP13 _ipcp3.bit._CP13\r
+#define IPCP3_CP14 _ipcp3.bit._CP14\r
+#define IPCP3_CP15 _ipcp3.bit._CP15\r
+#define IPCP3_CP0 _ipcp3.bitc._CP0\r
+__IO_EXTERN __io IPCPL3STR _ipcpl3;  \r
+#define IPCPL3 _ipcpl3.byte\r
+#define IPCPL3_CP00 _ipcpl3.bit._CP00\r
+#define IPCPL3_CP01 _ipcpl3.bit._CP01\r
+#define IPCPL3_CP02 _ipcpl3.bit._CP02\r
+#define IPCPL3_CP03 _ipcpl3.bit._CP03\r
+#define IPCPL3_CP04 _ipcpl3.bit._CP04\r
+#define IPCPL3_CP05 _ipcpl3.bit._CP05\r
+#define IPCPL3_CP06 _ipcpl3.bit._CP06\r
+#define IPCPL3_CP07 _ipcpl3.bit._CP07\r
+__IO_EXTERN __io IPCPH3STR _ipcph3;  \r
+#define IPCPH3 _ipcph3.byte\r
+#define IPCPH3_CP08 _ipcph3.bit._CP08\r
+#define IPCPH3_CP09 _ipcph3.bit._CP09\r
+#define IPCPH3_CP10 _ipcph3.bit._CP10\r
+#define IPCPH3_CP11 _ipcph3.bit._CP11\r
+#define IPCPH3_CP12 _ipcph3.bit._CP12\r
+#define IPCPH3_CP13 _ipcph3.bit._CP13\r
+#define IPCPH3_CP14 _ipcph3.bit._CP14\r
+#define IPCPH3_CP15 _ipcph3.bit._CP15\r
+__IO_EXTERN __io ICS45STR _ics45;  \r
+#define ICS45 _ics45.byte\r
+#define ICS45_EG40 _ics45.bit._EG40\r
+#define ICS45_EG41 _ics45.bit._EG41\r
+#define ICS45_EG50 _ics45.bit._EG50\r
+#define ICS45_EG51 _ics45.bit._EG51\r
+#define ICS45_ICE4 _ics45.bit._ICE4\r
+#define ICS45_ICE5 _ics45.bit._ICE5\r
+#define ICS45_ICP4 _ics45.bit._ICP4\r
+#define ICS45_ICP5 _ics45.bit._ICP5\r
+#define ICS45_EG4 _ics45.bitc._EG4\r
+#define ICS45_EG5 _ics45.bitc._EG5\r
+__IO_EXTERN __io ICE45STR _ice45;  \r
+#define ICE45 _ice45.byte\r
+#define ICE45_IEI4 _ice45.bit._IEI4\r
+#define ICE45_IEI5 _ice45.bit._IEI5\r
+#define ICE45_ICUS4 _ice45.bit._ICUS4\r
+#define ICE45_ICUS5 _ice45.bit._ICUS5\r
+__IO_EXTERN __io IPCP4STR _ipcp4;  \r
+#define IPCP4 _ipcp4.word\r
+#define IPCP4_CP00 _ipcp4.bit._CP00\r
+#define IPCP4_CP01 _ipcp4.bit._CP01\r
+#define IPCP4_CP02 _ipcp4.bit._CP02\r
+#define IPCP4_CP03 _ipcp4.bit._CP03\r
+#define IPCP4_CP04 _ipcp4.bit._CP04\r
+#define IPCP4_CP05 _ipcp4.bit._CP05\r
+#define IPCP4_CP06 _ipcp4.bit._CP06\r
+#define IPCP4_CP07 _ipcp4.bit._CP07\r
+#define IPCP4_CP08 _ipcp4.bit._CP08\r
+#define IPCP4_CP09 _ipcp4.bit._CP09\r
+#define IPCP4_CP10 _ipcp4.bit._CP10\r
+#define IPCP4_CP11 _ipcp4.bit._CP11\r
+#define IPCP4_CP12 _ipcp4.bit._CP12\r
+#define IPCP4_CP13 _ipcp4.bit._CP13\r
+#define IPCP4_CP14 _ipcp4.bit._CP14\r
+#define IPCP4_CP15 _ipcp4.bit._CP15\r
+#define IPCP4_CP0 _ipcp4.bitc._CP0\r
+__IO_EXTERN __io IPCPL4STR _ipcpl4;  \r
+#define IPCPL4 _ipcpl4.byte\r
+#define IPCPL4_CP00 _ipcpl4.bit._CP00\r
+#define IPCPL4_CP01 _ipcpl4.bit._CP01\r
+#define IPCPL4_CP02 _ipcpl4.bit._CP02\r
+#define IPCPL4_CP03 _ipcpl4.bit._CP03\r
+#define IPCPL4_CP04 _ipcpl4.bit._CP04\r
+#define IPCPL4_CP05 _ipcpl4.bit._CP05\r
+#define IPCPL4_CP06 _ipcpl4.bit._CP06\r
+#define IPCPL4_CP07 _ipcpl4.bit._CP07\r
+__IO_EXTERN __io IPCPH4STR _ipcph4;  \r
+#define IPCPH4 _ipcph4.byte\r
+#define IPCPH4_CP08 _ipcph4.bit._CP08\r
+#define IPCPH4_CP09 _ipcph4.bit._CP09\r
+#define IPCPH4_CP10 _ipcph4.bit._CP10\r
+#define IPCPH4_CP11 _ipcph4.bit._CP11\r
+#define IPCPH4_CP12 _ipcph4.bit._CP12\r
+#define IPCPH4_CP13 _ipcph4.bit._CP13\r
+#define IPCPH4_CP14 _ipcph4.bit._CP14\r
+#define IPCPH4_CP15 _ipcph4.bit._CP15\r
+__IO_EXTERN __io IPCP5STR _ipcp5;  \r
+#define IPCP5 _ipcp5.word\r
+#define IPCP5_CP00 _ipcp5.bit._CP00\r
+#define IPCP5_CP01 _ipcp5.bit._CP01\r
+#define IPCP5_CP02 _ipcp5.bit._CP02\r
+#define IPCP5_CP03 _ipcp5.bit._CP03\r
+#define IPCP5_CP04 _ipcp5.bit._CP04\r
+#define IPCP5_CP05 _ipcp5.bit._CP05\r
+#define IPCP5_CP06 _ipcp5.bit._CP06\r
+#define IPCP5_CP07 _ipcp5.bit._CP07\r
+#define IPCP5_CP08 _ipcp5.bit._CP08\r
+#define IPCP5_CP09 _ipcp5.bit._CP09\r
+#define IPCP5_CP10 _ipcp5.bit._CP10\r
+#define IPCP5_CP11 _ipcp5.bit._CP11\r
+#define IPCP5_CP12 _ipcp5.bit._CP12\r
+#define IPCP5_CP13 _ipcp5.bit._CP13\r
+#define IPCP5_CP14 _ipcp5.bit._CP14\r
+#define IPCP5_CP15 _ipcp5.bit._CP15\r
+#define IPCP5_CP0 _ipcp5.bitc._CP0\r
+__IO_EXTERN __io IPCPL5STR _ipcpl5;  \r
+#define IPCPL5 _ipcpl5.byte\r
+#define IPCPL5_CP00 _ipcpl5.bit._CP00\r
+#define IPCPL5_CP01 _ipcpl5.bit._CP01\r
+#define IPCPL5_CP02 _ipcpl5.bit._CP02\r
+#define IPCPL5_CP03 _ipcpl5.bit._CP03\r
+#define IPCPL5_CP04 _ipcpl5.bit._CP04\r
+#define IPCPL5_CP05 _ipcpl5.bit._CP05\r
+#define IPCPL5_CP06 _ipcpl5.bit._CP06\r
+#define IPCPL5_CP07 _ipcpl5.bit._CP07\r
+__IO_EXTERN __io IPCPH5STR _ipcph5;  \r
+#define IPCPH5 _ipcph5.byte\r
+#define IPCPH5_CP08 _ipcph5.bit._CP08\r
+#define IPCPH5_CP09 _ipcph5.bit._CP09\r
+#define IPCPH5_CP10 _ipcph5.bit._CP10\r
+#define IPCPH5_CP11 _ipcph5.bit._CP11\r
+#define IPCPH5_CP12 _ipcph5.bit._CP12\r
+#define IPCPH5_CP13 _ipcph5.bit._CP13\r
+#define IPCPH5_CP14 _ipcph5.bit._CP14\r
+#define IPCPH5_CP15 _ipcph5.bit._CP15\r
+__IO_EXTERN __io ICS67STR _ics67;  \r
+#define ICS67 _ics67.byte\r
+#define ICS67_EG60 _ics67.bit._EG60\r
+#define ICS67_EG61 _ics67.bit._EG61\r
+#define ICS67_EG70 _ics67.bit._EG70\r
+#define ICS67_EG71 _ics67.bit._EG71\r
+#define ICS67_ICE6 _ics67.bit._ICE6\r
+#define ICS67_ICE7 _ics67.bit._ICE7\r
+#define ICS67_ICP6 _ics67.bit._ICP6\r
+#define ICS67_ICP7 _ics67.bit._ICP7\r
+#define ICS67_EG6 _ics67.bitc._EG6\r
+#define ICS67_EG7 _ics67.bitc._EG7\r
+__IO_EXTERN __io ICE67STR _ice67;  \r
+#define ICE67 _ice67.byte\r
+#define ICE67_IEI6 _ice67.bit._IEI6\r
+#define ICE67_IEI7 _ice67.bit._IEI7\r
+#define ICE67_ICUS6 _ice67.bit._ICUS6\r
+#define ICE67_ICUS7 _ice67.bit._ICUS7\r
+__IO_EXTERN __io IPCP6STR _ipcp6;  \r
+#define IPCP6 _ipcp6.word\r
+#define IPCP6_CP00 _ipcp6.bit._CP00\r
+#define IPCP6_CP01 _ipcp6.bit._CP01\r
+#define IPCP6_CP02 _ipcp6.bit._CP02\r
+#define IPCP6_CP03 _ipcp6.bit._CP03\r
+#define IPCP6_CP04 _ipcp6.bit._CP04\r
+#define IPCP6_CP05 _ipcp6.bit._CP05\r
+#define IPCP6_CP06 _ipcp6.bit._CP06\r
+#define IPCP6_CP07 _ipcp6.bit._CP07\r
+#define IPCP6_CP08 _ipcp6.bit._CP08\r
+#define IPCP6_CP09 _ipcp6.bit._CP09\r
+#define IPCP6_CP10 _ipcp6.bit._CP10\r
+#define IPCP6_CP11 _ipcp6.bit._CP11\r
+#define IPCP6_CP12 _ipcp6.bit._CP12\r
+#define IPCP6_CP13 _ipcp6.bit._CP13\r
+#define IPCP6_CP14 _ipcp6.bit._CP14\r
+#define IPCP6_CP15 _ipcp6.bit._CP15\r
+#define IPCP6_CP0 _ipcp6.bitc._CP0\r
+__IO_EXTERN __io IPCPL6STR _ipcpl6;  \r
+#define IPCPL6 _ipcpl6.byte\r
+#define IPCPL6_CP00 _ipcpl6.bit._CP00\r
+#define IPCPL6_CP01 _ipcpl6.bit._CP01\r
+#define IPCPL6_CP02 _ipcpl6.bit._CP02\r
+#define IPCPL6_CP03 _ipcpl6.bit._CP03\r
+#define IPCPL6_CP04 _ipcpl6.bit._CP04\r
+#define IPCPL6_CP05 _ipcpl6.bit._CP05\r
+#define IPCPL6_CP06 _ipcpl6.bit._CP06\r
+#define IPCPL6_CP07 _ipcpl6.bit._CP07\r
+__IO_EXTERN __io IPCPH6STR _ipcph6;  \r
+#define IPCPH6 _ipcph6.byte\r
+#define IPCPH6_CP08 _ipcph6.bit._CP08\r
+#define IPCPH6_CP09 _ipcph6.bit._CP09\r
+#define IPCPH6_CP10 _ipcph6.bit._CP10\r
+#define IPCPH6_CP11 _ipcph6.bit._CP11\r
+#define IPCPH6_CP12 _ipcph6.bit._CP12\r
+#define IPCPH6_CP13 _ipcph6.bit._CP13\r
+#define IPCPH6_CP14 _ipcph6.bit._CP14\r
+#define IPCPH6_CP15 _ipcph6.bit._CP15\r
+__IO_EXTERN __io IPCP7STR _ipcp7;  \r
+#define IPCP7 _ipcp7.word\r
+#define IPCP7_CP00 _ipcp7.bit._CP00\r
+#define IPCP7_CP01 _ipcp7.bit._CP01\r
+#define IPCP7_CP02 _ipcp7.bit._CP02\r
+#define IPCP7_CP03 _ipcp7.bit._CP03\r
+#define IPCP7_CP04 _ipcp7.bit._CP04\r
+#define IPCP7_CP05 _ipcp7.bit._CP05\r
+#define IPCP7_CP06 _ipcp7.bit._CP06\r
+#define IPCP7_CP07 _ipcp7.bit._CP07\r
+#define IPCP7_CP08 _ipcp7.bit._CP08\r
+#define IPCP7_CP09 _ipcp7.bit._CP09\r
+#define IPCP7_CP10 _ipcp7.bit._CP10\r
+#define IPCP7_CP11 _ipcp7.bit._CP11\r
+#define IPCP7_CP12 _ipcp7.bit._CP12\r
+#define IPCP7_CP13 _ipcp7.bit._CP13\r
+#define IPCP7_CP14 _ipcp7.bit._CP14\r
+#define IPCP7_CP15 _ipcp7.bit._CP15\r
+#define IPCP7_CP0 _ipcp7.bitc._CP0\r
+__IO_EXTERN __io IPCPL7STR _ipcpl7;  \r
+#define IPCPL7 _ipcpl7.byte\r
+#define IPCPL7_CP00 _ipcpl7.bit._CP00\r
+#define IPCPL7_CP01 _ipcpl7.bit._CP01\r
+#define IPCPL7_CP02 _ipcpl7.bit._CP02\r
+#define IPCPL7_CP03 _ipcpl7.bit._CP03\r
+#define IPCPL7_CP04 _ipcpl7.bit._CP04\r
+#define IPCPL7_CP05 _ipcpl7.bit._CP05\r
+#define IPCPL7_CP06 _ipcpl7.bit._CP06\r
+#define IPCPL7_CP07 _ipcpl7.bit._CP07\r
+__IO_EXTERN __io IPCPH7STR _ipcph7;  \r
+#define IPCPH7 _ipcph7.byte\r
+#define IPCPH7_CP08 _ipcph7.bit._CP08\r
+#define IPCPH7_CP09 _ipcph7.bit._CP09\r
+#define IPCPH7_CP10 _ipcph7.bit._CP10\r
+#define IPCPH7_CP11 _ipcph7.bit._CP11\r
+#define IPCPH7_CP12 _ipcph7.bit._CP12\r
+#define IPCPH7_CP13 _ipcph7.bit._CP13\r
+#define IPCPH7_CP14 _ipcph7.bit._CP14\r
+#define IPCPH7_CP15 _ipcph7.bit._CP15\r
+__IO_EXTERN __io ENIR0STR _enir0;  \r
+#define ENIR0 _enir0.byte\r
+#define ENIR0_EN0 _enir0.bit._EN0\r
+#define ENIR0_EN1 _enir0.bit._EN1\r
+#define ENIR0_EN2 _enir0.bit._EN2\r
+#define ENIR0_EN3 _enir0.bit._EN3\r
+#define ENIR0_EN4 _enir0.bit._EN4\r
+#define ENIR0_EN5 _enir0.bit._EN5\r
+#define ENIR0_EN6 _enir0.bit._EN6\r
+#define ENIR0_EN7 _enir0.bit._EN7\r
+__IO_EXTERN __io EIRR0STR _eirr0;  \r
+#define EIRR0 _eirr0.byte\r
+#define EIRR0_ER0 _eirr0.bit._ER0\r
+#define EIRR0_ER1 _eirr0.bit._ER1\r
+#define EIRR0_ER2 _eirr0.bit._ER2\r
+#define EIRR0_ER3 _eirr0.bit._ER3\r
+#define EIRR0_ER4 _eirr0.bit._ER4\r
+#define EIRR0_ER5 _eirr0.bit._ER5\r
+#define EIRR0_ER6 _eirr0.bit._ER6\r
+#define EIRR0_ER7 _eirr0.bit._ER7\r
+__IO_EXTERN __io ELVR0STR _elvr0;  \r
+#define ELVR0 _elvr0.word\r
+#define ELVR0_LA0 _elvr0.bit._LA0\r
+#define ELVR0_LB0 _elvr0.bit._LB0\r
+#define ELVR0_LA1 _elvr0.bit._LA1\r
+#define ELVR0_LB1 _elvr0.bit._LB1\r
+#define ELVR0_LA2 _elvr0.bit._LA2\r
+#define ELVR0_LB2 _elvr0.bit._LB2\r
+#define ELVR0_LA3 _elvr0.bit._LA3\r
+#define ELVR0_LB3 _elvr0.bit._LB3\r
+#define ELVR0_LA4 _elvr0.bit._LA4\r
+#define ELVR0_LB4 _elvr0.bit._LB4\r
+#define ELVR0_LA5 _elvr0.bit._LA5\r
+#define ELVR0_LB5 _elvr0.bit._LB5\r
+#define ELVR0_LA6 _elvr0.bit._LA6\r
+#define ELVR0_LB6 _elvr0.bit._LB6\r
+#define ELVR0_LA7 _elvr0.bit._LA7\r
+#define ELVR0_LB7 _elvr0.bit._LB7\r
+__IO_EXTERN __io ELVRL0STR _elvrl0;  \r
+#define ELVRL0 _elvrl0.byte\r
+#define ELVRL0_LA0 _elvrl0.bit._LA0\r
+#define ELVRL0_LB0 _elvrl0.bit._LB0\r
+#define ELVRL0_LA1 _elvrl0.bit._LA1\r
+#define ELVRL0_LB1 _elvrl0.bit._LB1\r
+#define ELVRL0_LA2 _elvrl0.bit._LA2\r
+#define ELVRL0_LB2 _elvrl0.bit._LB2\r
+#define ELVRL0_LA3 _elvrl0.bit._LA3\r
+#define ELVRL0_LB3 _elvrl0.bit._LB3\r
+__IO_EXTERN __io ELVRH0STR _elvrh0;  \r
+#define ELVRH0 _elvrh0.byte\r
+#define ELVRH0_LA4 _elvrh0.bit._LA4\r
+#define ELVRH0_LB4 _elvrh0.bit._LB4\r
+#define ELVRH0_LA5 _elvrh0.bit._LA5\r
+#define ELVRH0_LB5 _elvrh0.bit._LB5\r
+#define ELVRH0_LA6 _elvrh0.bit._LA6\r
+#define ELVRH0_LB6 _elvrh0.bit._LB6\r
+#define ELVRH0_LA7 _elvrh0.bit._LA7\r
+#define ELVRH0_LB7 _elvrh0.bit._LB7\r
+__IO_EXTERN __io ENIR1STR _enir1;  \r
+#define ENIR1 _enir1.byte\r
+#define ENIR1_EN8 _enir1.bit._EN8\r
+#define ENIR1_EN9 _enir1.bit._EN9\r
+#define ENIR1_EN10 _enir1.bit._EN10\r
+#define ENIR1_EN11 _enir1.bit._EN11\r
+#define ENIR1_EN12 _enir1.bit._EN12\r
+#define ENIR1_EN13 _enir1.bit._EN13\r
+#define ENIR1_EN14 _enir1.bit._EN14\r
+#define ENIR1_EN15 _enir1.bit._EN15\r
+__IO_EXTERN __io EIRR1STR _eirr1;  \r
+#define EIRR1 _eirr1.byte\r
+#define EIRR1_ER8 _eirr1.bit._ER8\r
+#define EIRR1_ER9 _eirr1.bit._ER9\r
+#define EIRR1_ER10 _eirr1.bit._ER10\r
+#define EIRR1_ER11 _eirr1.bit._ER11\r
+#define EIRR1_ER12 _eirr1.bit._ER12\r
+#define EIRR1_ER13 _eirr1.bit._ER13\r
+#define EIRR1_ER14 _eirr1.bit._ER14\r
+#define EIRR1_ER15 _eirr1.bit._ER15\r
+__IO_EXTERN __io ELVR1STR _elvr1;  \r
+#define ELVR1 _elvr1.word\r
+#define ELVR1_LA8 _elvr1.bit._LA8\r
+#define ELVR1_LB8 _elvr1.bit._LB8\r
+#define ELVR1_LA9 _elvr1.bit._LA9\r
+#define ELVR1_LB9 _elvr1.bit._LB9\r
+#define ELVR1_LA10 _elvr1.bit._LA10\r
+#define ELVR1_LB10 _elvr1.bit._LB10\r
+#define ELVR1_LA11 _elvr1.bit._LA11\r
+#define ELVR1_LB11 _elvr1.bit._LB11\r
+#define ELVR1_LA12 _elvr1.bit._LA12\r
+#define ELVR1_LB12 _elvr1.bit._LB12\r
+#define ELVR1_LA13 _elvr1.bit._LA13\r
+#define ELVR1_LB13 _elvr1.bit._LB13\r
+#define ELVR1_LA14 _elvr1.bit._LA14\r
+#define ELVR1_LB14 _elvr1.bit._LB14\r
+#define ELVR1_LA15 _elvr1.bit._LA15\r
+#define ELVR1_LB15 _elvr1.bit._LB15\r
+__IO_EXTERN __io ELVRL1STR _elvrl1;  \r
+#define ELVRL1 _elvrl1.byte\r
+#define ELVRL1_LA8 _elvrl1.bit._LA8\r
+#define ELVRL1_LB8 _elvrl1.bit._LB8\r
+#define ELVRL1_LA9 _elvrl1.bit._LA9\r
+#define ELVRL1_LB9 _elvrl1.bit._LB9\r
+#define ELVRL1_LA10 _elvrl1.bit._LA10\r
+#define ELVRL1_LB10 _elvrl1.bit._LB10\r
+#define ELVRL1_LA11 _elvrl1.bit._LA11\r
+#define ELVRL1_LB11 _elvrl1.bit._LB11\r
+__IO_EXTERN __io ELVRH1STR _elvrh1;  \r
+#define ELVRH1 _elvrh1.byte\r
+#define ELVRH1_LA12 _elvrh1.bit._LA12\r
+#define ELVRH1_LB12 _elvrh1.bit._LB12\r
+#define ELVRH1_LA13 _elvrh1.bit._LA13\r
+#define ELVRH1_LB13 _elvrh1.bit._LB13\r
+#define ELVRH1_LA14 _elvrh1.bit._LA14\r
+#define ELVRH1_LB14 _elvrh1.bit._LB14\r
+#define ELVRH1_LA15 _elvrh1.bit._LA15\r
+#define ELVRH1_LB15 _elvrh1.bit._LB15\r
+__IO_EXTERN __io TMCSR0STR _tmcsr0;  \r
+#define TMCSR0 _tmcsr0.word\r
+#define TMCSR0_TRG _tmcsr0.bit._TRG\r
+#define TMCSR0_CNTE _tmcsr0.bit._CNTE\r
+#define TMCSR0_UF _tmcsr0.bit._UF\r
+#define TMCSR0_INTE _tmcsr0.bit._INTE\r
+#define TMCSR0_RELD _tmcsr0.bit._RELD\r
+#define TMCSR0_OUTL _tmcsr0.bit._OUTL\r
+#define TMCSR0_OUTE _tmcsr0.bit._OUTE\r
+#define TMCSR0_MOD0 _tmcsr0.bit._MOD0\r
+#define TMCSR0_MOD1 _tmcsr0.bit._MOD1\r
+#define TMCSR0_MOD2 _tmcsr0.bit._MOD2\r
+#define TMCSR0_CSL0 _tmcsr0.bit._CSL0\r
+#define TMCSR0_CSL1 _tmcsr0.bit._CSL1\r
+#define TMCSR0_FSEL _tmcsr0.bit._FSEL\r
+#define TMCSR0_CSL _tmcsr0.bitc._CSL\r
+__IO_EXTERN __io TMCSRL0STR _tmcsrl0;  \r
+#define TMCSRL0 _tmcsrl0.byte\r
+#define TMCSRL0_TRG _tmcsrl0.bit._TRG\r
+#define TMCSRL0_CNTE _tmcsrl0.bit._CNTE\r
+#define TMCSRL0_UF _tmcsrl0.bit._UF\r
+#define TMCSRL0_INTE _tmcsrl0.bit._INTE\r
+#define TMCSRL0_RELD _tmcsrl0.bit._RELD\r
+#define TMCSRL0_OUTL _tmcsrl0.bit._OUTL\r
+#define TMCSRL0_OUTE _tmcsrl0.bit._OUTE\r
+#define TMCSRL0_MOD0 _tmcsrl0.bit._MOD0\r
+__IO_EXTERN __io TMCSRH0STR _tmcsrh0;  \r
+#define TMCSRH0 _tmcsrh0.byte\r
+#define TMCSRH0_MOD1 _tmcsrh0.bit._MOD1\r
+#define TMCSRH0_MOD2 _tmcsrh0.bit._MOD2\r
+#define TMCSRH0_CSL0 _tmcsrh0.bit._CSL0\r
+#define TMCSRH0_CSL1 _tmcsrh0.bit._CSL1\r
+#define TMCSRH0_FSEL _tmcsrh0.bit._FSEL\r
+#define TMCSRH0_CSL _tmcsrh0.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr0;\r
+#define TMRLR0 _tmrlr0   \r
+__IO_EXTERN __io IO_WORD _tmr0;\r
+#define TMR0 _tmr0   \r
+__IO_EXTERN __io TMCSR1STR _tmcsr1;  \r
+#define TMCSR1 _tmcsr1.word\r
+#define TMCSR1_TRG _tmcsr1.bit._TRG\r
+#define TMCSR1_CNTE _tmcsr1.bit._CNTE\r
+#define TMCSR1_UF _tmcsr1.bit._UF\r
+#define TMCSR1_INTE _tmcsr1.bit._INTE\r
+#define TMCSR1_RELD _tmcsr1.bit._RELD\r
+#define TMCSR1_OUTL _tmcsr1.bit._OUTL\r
+#define TMCSR1_OUTE _tmcsr1.bit._OUTE\r
+#define TMCSR1_MOD0 _tmcsr1.bit._MOD0\r
+#define TMCSR1_MOD1 _tmcsr1.bit._MOD1\r
+#define TMCSR1_MOD2 _tmcsr1.bit._MOD2\r
+#define TMCSR1_CSL0 _tmcsr1.bit._CSL0\r
+#define TMCSR1_CSL1 _tmcsr1.bit._CSL1\r
+#define TMCSR1_FSEL _tmcsr1.bit._FSEL\r
+#define TMCSR1_CSL _tmcsr1.bitc._CSL\r
+__IO_EXTERN __io TMCSRL1STR _tmcsrl1;  \r
+#define TMCSRL1 _tmcsrl1.byte\r
+#define TMCSRL1_TRG _tmcsrl1.bit._TRG\r
+#define TMCSRL1_CNTE _tmcsrl1.bit._CNTE\r
+#define TMCSRL1_UF _tmcsrl1.bit._UF\r
+#define TMCSRL1_INTE _tmcsrl1.bit._INTE\r
+#define TMCSRL1_RELD _tmcsrl1.bit._RELD\r
+#define TMCSRL1_OUTL _tmcsrl1.bit._OUTL\r
+#define TMCSRL1_OUTE _tmcsrl1.bit._OUTE\r
+#define TMCSRL1_MOD0 _tmcsrl1.bit._MOD0\r
+__IO_EXTERN __io TMCSRH1STR _tmcsrh1;  \r
+#define TMCSRH1 _tmcsrh1.byte\r
+#define TMCSRH1_MOD1 _tmcsrh1.bit._MOD1\r
+#define TMCSRH1_MOD2 _tmcsrh1.bit._MOD2\r
+#define TMCSRH1_CSL0 _tmcsrh1.bit._CSL0\r
+#define TMCSRH1_CSL1 _tmcsrh1.bit._CSL1\r
+#define TMCSRH1_FSEL _tmcsrh1.bit._FSEL\r
+#define TMCSRH1_CSL _tmcsrh1.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr1;\r
+#define TMRLR1 _tmrlr1   \r
+__IO_EXTERN __io IO_WORD _tmr1;\r
+#define TMR1 _tmr1   \r
+__IO_EXTERN __io TMCSR2STR _tmcsr2;  \r
+#define TMCSR2 _tmcsr2.word\r
+#define TMCSR2_TRG _tmcsr2.bit._TRG\r
+#define TMCSR2_CNTE _tmcsr2.bit._CNTE\r
+#define TMCSR2_UF _tmcsr2.bit._UF\r
+#define TMCSR2_INTE _tmcsr2.bit._INTE\r
+#define TMCSR2_RELD _tmcsr2.bit._RELD\r
+#define TMCSR2_OUTL _tmcsr2.bit._OUTL\r
+#define TMCSR2_OUTE _tmcsr2.bit._OUTE\r
+#define TMCSR2_MOD0 _tmcsr2.bit._MOD0\r
+#define TMCSR2_MOD1 _tmcsr2.bit._MOD1\r
+#define TMCSR2_MOD2 _tmcsr2.bit._MOD2\r
+#define TMCSR2_CSL0 _tmcsr2.bit._CSL0\r
+#define TMCSR2_CSL1 _tmcsr2.bit._CSL1\r
+#define TMCSR2_FSEL _tmcsr2.bit._FSEL\r
+#define TMCSR2_CSL _tmcsr2.bitc._CSL\r
+__IO_EXTERN __io TMCSRL2STR _tmcsrl2;  \r
+#define TMCSRL2 _tmcsrl2.byte\r
+#define TMCSRL2_TRG _tmcsrl2.bit._TRG\r
+#define TMCSRL2_CNTE _tmcsrl2.bit._CNTE\r
+#define TMCSRL2_UF _tmcsrl2.bit._UF\r
+#define TMCSRL2_INTE _tmcsrl2.bit._INTE\r
+#define TMCSRL2_RELD _tmcsrl2.bit._RELD\r
+#define TMCSRL2_OUTL _tmcsrl2.bit._OUTL\r
+#define TMCSRL2_OUTE _tmcsrl2.bit._OUTE\r
+#define TMCSRL2_MOD0 _tmcsrl2.bit._MOD0\r
+__IO_EXTERN __io TMCSRH2STR _tmcsrh2;  \r
+#define TMCSRH2 _tmcsrh2.byte\r
+#define TMCSRH2_MOD1 _tmcsrh2.bit._MOD1\r
+#define TMCSRH2_MOD2 _tmcsrh2.bit._MOD2\r
+#define TMCSRH2_CSL0 _tmcsrh2.bit._CSL0\r
+#define TMCSRH2_CSL1 _tmcsrh2.bit._CSL1\r
+#define TMCSRH2_FSEL _tmcsrh2.bit._FSEL\r
+#define TMCSRH2_CSL _tmcsrh2.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr2;\r
+#define TMRLR2 _tmrlr2   \r
+__IO_EXTERN __io IO_WORD _tmr2;\r
+#define TMR2 _tmr2   \r
+__IO_EXTERN __io TMCSR3STR _tmcsr3;  \r
+#define TMCSR3 _tmcsr3.word\r
+#define TMCSR3_TRG _tmcsr3.bit._TRG\r
+#define TMCSR3_CNTE _tmcsr3.bit._CNTE\r
+#define TMCSR3_UF _tmcsr3.bit._UF\r
+#define TMCSR3_INTE _tmcsr3.bit._INTE\r
+#define TMCSR3_RELD _tmcsr3.bit._RELD\r
+#define TMCSR3_OUTL _tmcsr3.bit._OUTL\r
+#define TMCSR3_OUTE _tmcsr3.bit._OUTE\r
+#define TMCSR3_MOD0 _tmcsr3.bit._MOD0\r
+#define TMCSR3_MOD1 _tmcsr3.bit._MOD1\r
+#define TMCSR3_MOD2 _tmcsr3.bit._MOD2\r
+#define TMCSR3_CSL0 _tmcsr3.bit._CSL0\r
+#define TMCSR3_CSL1 _tmcsr3.bit._CSL1\r
+#define TMCSR3_FSEL _tmcsr3.bit._FSEL\r
+#define TMCSR3_CSL _tmcsr3.bitc._CSL\r
+__IO_EXTERN __io TMCSRL3STR _tmcsrl3;  \r
+#define TMCSRL3 _tmcsrl3.byte\r
+#define TMCSRL3_TRG _tmcsrl3.bit._TRG\r
+#define TMCSRL3_CNTE _tmcsrl3.bit._CNTE\r
+#define TMCSRL3_UF _tmcsrl3.bit._UF\r
+#define TMCSRL3_INTE _tmcsrl3.bit._INTE\r
+#define TMCSRL3_RELD _tmcsrl3.bit._RELD\r
+#define TMCSRL3_OUTL _tmcsrl3.bit._OUTL\r
+#define TMCSRL3_OUTE _tmcsrl3.bit._OUTE\r
+#define TMCSRL3_MOD0 _tmcsrl3.bit._MOD0\r
+__IO_EXTERN __io TMCSRH3STR _tmcsrh3;  \r
+#define TMCSRH3 _tmcsrh3.byte\r
+#define TMCSRH3_MOD1 _tmcsrh3.bit._MOD1\r
+#define TMCSRH3_MOD2 _tmcsrh3.bit._MOD2\r
+#define TMCSRH3_CSL0 _tmcsrh3.bit._CSL0\r
+#define TMCSRH3_CSL1 _tmcsrh3.bit._CSL1\r
+#define TMCSRH3_FSEL _tmcsrh3.bit._FSEL\r
+#define TMCSRH3_CSL _tmcsrh3.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr3;\r
+#define TMRLR3 _tmrlr3   \r
+__IO_EXTERN __io IO_WORD _tmr3;\r
+#define TMR3 _tmr3   \r
+__IO_EXTERN __io TMCSR6STR _tmcsr6;  \r
+#define TMCSR6 _tmcsr6.word\r
+#define TMCSR6_TRG _tmcsr6.bit._TRG\r
+#define TMCSR6_CNTE _tmcsr6.bit._CNTE\r
+#define TMCSR6_UF _tmcsr6.bit._UF\r
+#define TMCSR6_INTE _tmcsr6.bit._INTE\r
+#define TMCSR6_RELD _tmcsr6.bit._RELD\r
+#define TMCSR6_MOD0 _tmcsr6.bit._MOD0\r
+#define TMCSR6_MOD1 _tmcsr6.bit._MOD1\r
+#define TMCSR6_MOD2 _tmcsr6.bit._MOD2\r
+#define TMCSR6_CSL0 _tmcsr6.bit._CSL0\r
+#define TMCSR6_CSL1 _tmcsr6.bit._CSL1\r
+#define TMCSR6_FSEL _tmcsr6.bit._FSEL\r
+#define TMCSR6_CSL _tmcsr6.bitc._CSL\r
+__IO_EXTERN __io TMCSRL6STR _tmcsrl6;  \r
+#define TMCSRL6 _tmcsrl6.byte\r
+#define TMCSRL6_TRG _tmcsrl6.bit._TRG\r
+#define TMCSRL6_CNTE _tmcsrl6.bit._CNTE\r
+#define TMCSRL6_UF _tmcsrl6.bit._UF\r
+#define TMCSRL6_INTE _tmcsrl6.bit._INTE\r
+#define TMCSRL6_RELD _tmcsrl6.bit._RELD\r
+#define TMCSRL6_MOD0 _tmcsrl6.bit._MOD0\r
+__IO_EXTERN __io TMCSRH6STR _tmcsrh6;  \r
+#define TMCSRH6 _tmcsrh6.byte\r
+#define TMCSRH6_MOD1 _tmcsrh6.bit._MOD1\r
+#define TMCSRH6_MOD2 _tmcsrh6.bit._MOD2\r
+#define TMCSRH6_CSL0 _tmcsrh6.bit._CSL0\r
+#define TMCSRH6_CSL1 _tmcsrh6.bit._CSL1\r
+#define TMCSRH6_FSEL _tmcsrh6.bit._FSEL\r
+#define TMCSRH6_CSL _tmcsrh6.bitc._CSL\r
+__IO_EXTERN __io IO_WORD _tmrlr6;\r
+#define TMRLR6 _tmrlr6   \r
+__IO_EXTERN __io IO_WORD _tmr6;\r
+#define TMR6 _tmr6   \r
+__IO_EXTERN __io GCN10STR _gcn10;  \r
+#define GCN10 _gcn10.word\r
+#define GCN10_TSEL00 _gcn10.bit._TSEL00\r
+#define GCN10_TSEL01 _gcn10.bit._TSEL01\r
+#define GCN10_TSEL02 _gcn10.bit._TSEL02\r
+#define GCN10_TSEL03 _gcn10.bit._TSEL03\r
+#define GCN10_TSEL10 _gcn10.bit._TSEL10\r
+#define GCN10_TSEL11 _gcn10.bit._TSEL11\r
+#define GCN10_TSEL12 _gcn10.bit._TSEL12\r
+#define GCN10_TSEL13 _gcn10.bit._TSEL13\r
+#define GCN10_TSEL20 _gcn10.bit._TSEL20\r
+#define GCN10_TSEL21 _gcn10.bit._TSEL21\r
+#define GCN10_TSEL22 _gcn10.bit._TSEL22\r
+#define GCN10_TSEL23 _gcn10.bit._TSEL23\r
+#define GCN10_TSEL30 _gcn10.bit._TSEL30\r
+#define GCN10_TSEL31 _gcn10.bit._TSEL31\r
+#define GCN10_TSEL32 _gcn10.bit._TSEL32\r
+#define GCN10_TSEL33 _gcn10.bit._TSEL33\r
+#define GCN10_TSEL0 _gcn10.bitc._TSEL0\r
+#define GCN10_TSEL1 _gcn10.bitc._TSEL1\r
+#define GCN10_TSEL2 _gcn10.bitc._TSEL2\r
+#define GCN10_TSEL3 _gcn10.bitc._TSEL3\r
+__IO_EXTERN __io GCN1L0STR _gcn1l0;  \r
+#define GCN1L0 _gcn1l0.byte\r
+#define GCN1L0_TSEL00 _gcn1l0.bit._TSEL00\r
+#define GCN1L0_TSEL01 _gcn1l0.bit._TSEL01\r
+#define GCN1L0_TSEL02 _gcn1l0.bit._TSEL02\r
+#define GCN1L0_TSEL03 _gcn1l0.bit._TSEL03\r
+#define GCN1L0_TSEL10 _gcn1l0.bit._TSEL10\r
+#define GCN1L0_TSEL11 _gcn1l0.bit._TSEL11\r
+#define GCN1L0_TSEL12 _gcn1l0.bit._TSEL12\r
+#define GCN1L0_TSEL13 _gcn1l0.bit._TSEL13\r
+#define GCN1L0_TSEL0 _gcn1l0.bitc._TSEL0\r
+#define GCN1L0_TSEL1 _gcn1l0.bitc._TSEL1\r
+__IO_EXTERN __io GCN1H0STR _gcn1h0;  \r
+#define GCN1H0 _gcn1h0.byte\r
+#define GCN1H0_TSEL20 _gcn1h0.bit._TSEL20\r
+#define GCN1H0_TSEL21 _gcn1h0.bit._TSEL21\r
+#define GCN1H0_TSEL22 _gcn1h0.bit._TSEL22\r
+#define GCN1H0_TSEL23 _gcn1h0.bit._TSEL23\r
+#define GCN1H0_TSEL30 _gcn1h0.bit._TSEL30\r
+#define GCN1H0_TSEL31 _gcn1h0.bit._TSEL31\r
+#define GCN1H0_TSEL32 _gcn1h0.bit._TSEL32\r
+#define GCN1H0_TSEL33 _gcn1h0.bit._TSEL33\r
+#define GCN1H0_TSEL2 _gcn1h0.bitc._TSEL2\r
+#define GCN1H0_TSEL3 _gcn1h0.bitc._TSEL3\r
+__IO_EXTERN __io GCN20STR _gcn20;  \r
+#define GCN20 _gcn20.word\r
+#define GCN20_EN0 _gcn20.bit._EN0\r
+#define GCN20_EN1 _gcn20.bit._EN1\r
+#define GCN20_EN2 _gcn20.bit._EN2\r
+#define GCN20_EN3 _gcn20.bit._EN3\r
+#define GCN20_CKSEL0 _gcn20.bit._CKSEL0\r
+#define GCN20_CKSEL1 _gcn20.bit._CKSEL1\r
+#define GCN20_CKSEL2 _gcn20.bit._CKSEL2\r
+#define GCN20_CKSEL3 _gcn20.bit._CKSEL3\r
+#define GCN20_EN _gcn20.bitc._EN\r
+#define GCN20_CKSEL _gcn20.bitc._CKSEL\r
+__IO_EXTERN __io GCN2L0STR _gcn2l0;  \r
+#define GCN2L0 _gcn2l0.byte\r
+#define GCN2L0_EN0 _gcn2l0.bit._EN0\r
+#define GCN2L0_EN1 _gcn2l0.bit._EN1\r
+#define GCN2L0_EN2 _gcn2l0.bit._EN2\r
+#define GCN2L0_EN3 _gcn2l0.bit._EN3\r
+#define GCN2L0_EN _gcn2l0.bitc._EN\r
+__IO_EXTERN __io GCN2H0STR _gcn2h0;  \r
+#define GCN2H0 _gcn2h0.byte\r
+#define GCN2H0_CKSEL0 _gcn2h0.bit._CKSEL0\r
+#define GCN2H0_CKSEL1 _gcn2h0.bit._CKSEL1\r
+#define GCN2H0_CKSEL2 _gcn2h0.bit._CKSEL2\r
+#define GCN2H0_CKSEL3 _gcn2h0.bit._CKSEL3\r
+#define GCN2H0_CKSEL _gcn2h0.bitc._CKSEL\r
+__IO_EXTERN __io PTMR0STR _ptmr0;  \r
+#define PTMR0 _ptmr0.word\r
+#define PTMR0_D0 _ptmr0.bit._D0\r
+#define PTMR0_D1 _ptmr0.bit._D1\r
+#define PTMR0_D2 _ptmr0.bit._D2\r
+#define PTMR0_D3 _ptmr0.bit._D3\r
+#define PTMR0_D4 _ptmr0.bit._D4\r
+#define PTMR0_D5 _ptmr0.bit._D5\r
+#define PTMR0_D6 _ptmr0.bit._D6\r
+#define PTMR0_D7 _ptmr0.bit._D7\r
+#define PTMR0_D8 _ptmr0.bit._D8\r
+#define PTMR0_D9 _ptmr0.bit._D9\r
+#define PTMR0_D10 _ptmr0.bit._D10\r
+#define PTMR0_D11 _ptmr0.bit._D11\r
+#define PTMR0_D12 _ptmr0.bit._D12\r
+#define PTMR0_D13 _ptmr0.bit._D13\r
+#define PTMR0_D14 _ptmr0.bit._D14\r
+#define PTMR0_D15 _ptmr0.bit._D15\r
+#define PTMR0_D _ptmr0.bitc._D\r
+__IO_EXTERN __io PCSR0STR _pcsr0;  \r
+#define PCSR0 _pcsr0.word\r
+#define PCSR0_D0 _pcsr0.bit._D0\r
+#define PCSR0_D1 _pcsr0.bit._D1\r
+#define PCSR0_D2 _pcsr0.bit._D2\r
+#define PCSR0_D3 _pcsr0.bit._D3\r
+#define PCSR0_D4 _pcsr0.bit._D4\r
+#define PCSR0_D5 _pcsr0.bit._D5\r
+#define PCSR0_D6 _pcsr0.bit._D6\r
+#define PCSR0_D7 _pcsr0.bit._D7\r
+#define PCSR0_D8 _pcsr0.bit._D8\r
+#define PCSR0_D9 _pcsr0.bit._D9\r
+#define PCSR0_D10 _pcsr0.bit._D10\r
+#define PCSR0_D11 _pcsr0.bit._D11\r
+#define PCSR0_D12 _pcsr0.bit._D12\r
+#define PCSR0_D13 _pcsr0.bit._D13\r
+#define PCSR0_D14 _pcsr0.bit._D14\r
+#define PCSR0_D15 _pcsr0.bit._D15\r
+#define PCSR0_D _pcsr0.bitc._D\r
+__IO_EXTERN __io PDUT0STR _pdut0;  \r
+#define PDUT0 _pdut0.word\r
+#define PDUT0_D0 _pdut0.bit._D0\r
+#define PDUT0_D1 _pdut0.bit._D1\r
+#define PDUT0_D2 _pdut0.bit._D2\r
+#define PDUT0_D3 _pdut0.bit._D3\r
+#define PDUT0_D4 _pdut0.bit._D4\r
+#define PDUT0_D5 _pdut0.bit._D5\r
+#define PDUT0_D6 _pdut0.bit._D6\r
+#define PDUT0_D7 _pdut0.bit._D7\r
+#define PDUT0_D8 _pdut0.bit._D8\r
+#define PDUT0_D9 _pdut0.bit._D9\r
+#define PDUT0_D10 _pdut0.bit._D10\r
+#define PDUT0_D11 _pdut0.bit._D11\r
+#define PDUT0_D12 _pdut0.bit._D12\r
+#define PDUT0_D13 _pdut0.bit._D13\r
+#define PDUT0_D14 _pdut0.bit._D14\r
+#define PDUT0_D15 _pdut0.bit._D15\r
+#define PDUT0_D _pdut0.bitc._D\r
+__IO_EXTERN __io PCN0STR _pcn0;  \r
+#define PCN0 _pcn0.word\r
+#define PCN0_OSEL _pcn0.bit._OSEL\r
+#define PCN0_OE _pcn0.bit._OE\r
+#define PCN0_IRS0 _pcn0.bit._IRS0\r
+#define PCN0_IRS1 _pcn0.bit._IRS1\r
+#define PCN0_IRQF _pcn0.bit._IRQF\r
+#define PCN0_IREN _pcn0.bit._IREN\r
+#define PCN0_EGS0 _pcn0.bit._EGS0\r
+#define PCN0_EGS1 _pcn0.bit._EGS1\r
+#define PCN0_PGMS _pcn0.bit._PGMS\r
+#define PCN0_CKS0 _pcn0.bit._CKS0\r
+#define PCN0_CKS1 _pcn0.bit._CKS1\r
+#define PCN0_RTRG _pcn0.bit._RTRG\r
+#define PCN0_MDSE _pcn0.bit._MDSE\r
+#define PCN0_STGR _pcn0.bit._STGR\r
+#define PCN0_CNTE _pcn0.bit._CNTE\r
+#define PCN0_IRS _pcn0.bitc._IRS\r
+#define PCN0_EGS _pcn0.bitc._EGS\r
+#define PCN0_CKS _pcn0.bitc._CKS\r
+__IO_EXTERN __io PCNL0STR _pcnl0;  \r
+#define PCNL0 _pcnl0.byte\r
+#define PCNL0_OSEL _pcnl0.bit._OSEL\r
+#define PCNL0_OE _pcnl0.bit._OE\r
+#define PCNL0_IRS0 _pcnl0.bit._IRS0\r
+#define PCNL0_IRS1 _pcnl0.bit._IRS1\r
+#define PCNL0_IRQF _pcnl0.bit._IRQF\r
+#define PCNL0_IREN _pcnl0.bit._IREN\r
+#define PCNL0_EGS0 _pcnl0.bit._EGS0\r
+#define PCNL0_EGS1 _pcnl0.bit._EGS1\r
+#define PCNL0_IRS _pcnl0.bitc._IRS\r
+#define PCNL0_EGS _pcnl0.bitc._EGS\r
+__IO_EXTERN __io PCNH0STR _pcnh0;  \r
+#define PCNH0 _pcnh0.byte\r
+#define PCNH0_PGMS _pcnh0.bit._PGMS\r
+#define PCNH0_CKS0 _pcnh0.bit._CKS0\r
+#define PCNH0_CKS1 _pcnh0.bit._CKS1\r
+#define PCNH0_RTRG _pcnh0.bit._RTRG\r
+#define PCNH0_MDSE _pcnh0.bit._MDSE\r
+#define PCNH0_STGR _pcnh0.bit._STGR\r
+#define PCNH0_CNTE _pcnh0.bit._CNTE\r
+#define PCNH0_CKS _pcnh0.bitc._CKS\r
+__IO_EXTERN __io PTMR1STR _ptmr1;  \r
+#define PTMR1 _ptmr1.word\r
+#define PTMR1_D0 _ptmr1.bit._D0\r
+#define PTMR1_D1 _ptmr1.bit._D1\r
+#define PTMR1_D2 _ptmr1.bit._D2\r
+#define PTMR1_D3 _ptmr1.bit._D3\r
+#define PTMR1_D4 _ptmr1.bit._D4\r
+#define PTMR1_D5 _ptmr1.bit._D5\r
+#define PTMR1_D6 _ptmr1.bit._D6\r
+#define PTMR1_D7 _ptmr1.bit._D7\r
+#define PTMR1_D8 _ptmr1.bit._D8\r
+#define PTMR1_D9 _ptmr1.bit._D9\r
+#define PTMR1_D10 _ptmr1.bit._D10\r
+#define PTMR1_D11 _ptmr1.bit._D11\r
+#define PTMR1_D12 _ptmr1.bit._D12\r
+#define PTMR1_D13 _ptmr1.bit._D13\r
+#define PTMR1_D14 _ptmr1.bit._D14\r
+#define PTMR1_D15 _ptmr1.bit._D15\r
+#define PTMR1_D _ptmr1.bitc._D\r
+__IO_EXTERN __io PCSR1STR _pcsr1;  \r
+#define PCSR1 _pcsr1.word\r
+#define PCSR1_D0 _pcsr1.bit._D0\r
+#define PCSR1_D1 _pcsr1.bit._D1\r
+#define PCSR1_D2 _pcsr1.bit._D2\r
+#define PCSR1_D3 _pcsr1.bit._D3\r
+#define PCSR1_D4 _pcsr1.bit._D4\r
+#define PCSR1_D5 _pcsr1.bit._D5\r
+#define PCSR1_D6 _pcsr1.bit._D6\r
+#define PCSR1_D7 _pcsr1.bit._D7\r
+#define PCSR1_D8 _pcsr1.bit._D8\r
+#define PCSR1_D9 _pcsr1.bit._D9\r
+#define PCSR1_D10 _pcsr1.bit._D10\r
+#define PCSR1_D11 _pcsr1.bit._D11\r
+#define PCSR1_D12 _pcsr1.bit._D12\r
+#define PCSR1_D13 _pcsr1.bit._D13\r
+#define PCSR1_D14 _pcsr1.bit._D14\r
+#define PCSR1_D15 _pcsr1.bit._D15\r
+#define PCSR1_D _pcsr1.bitc._D\r
+__IO_EXTERN __io PDUT1STR _pdut1;  \r
+#define PDUT1 _pdut1.word\r
+#define PDUT1_D0 _pdut1.bit._D0\r
+#define PDUT1_D1 _pdut1.bit._D1\r
+#define PDUT1_D2 _pdut1.bit._D2\r
+#define PDUT1_D3 _pdut1.bit._D3\r
+#define PDUT1_D4 _pdut1.bit._D4\r
+#define PDUT1_D5 _pdut1.bit._D5\r
+#define PDUT1_D6 _pdut1.bit._D6\r
+#define PDUT1_D7 _pdut1.bit._D7\r
+#define PDUT1_D8 _pdut1.bit._D8\r
+#define PDUT1_D9 _pdut1.bit._D9\r
+#define PDUT1_D10 _pdut1.bit._D10\r
+#define PDUT1_D11 _pdut1.bit._D11\r
+#define PDUT1_D12 _pdut1.bit._D12\r
+#define PDUT1_D13 _pdut1.bit._D13\r
+#define PDUT1_D14 _pdut1.bit._D14\r
+#define PDUT1_D15 _pdut1.bit._D15\r
+#define PDUT1_D _pdut1.bitc._D\r
+__IO_EXTERN __io PCN1STR _pcn1;  \r
+#define PCN1 _pcn1.word\r
+#define PCN1_OSEL _pcn1.bit._OSEL\r
+#define PCN1_OE _pcn1.bit._OE\r
+#define PCN1_IRS0 _pcn1.bit._IRS0\r
+#define PCN1_IRS1 _pcn1.bit._IRS1\r
+#define PCN1_IRQF _pcn1.bit._IRQF\r
+#define PCN1_IREN _pcn1.bit._IREN\r
+#define PCN1_EGS0 _pcn1.bit._EGS0\r
+#define PCN1_EGS1 _pcn1.bit._EGS1\r
+#define PCN1_PGMS _pcn1.bit._PGMS\r
+#define PCN1_CKS0 _pcn1.bit._CKS0\r
+#define PCN1_CKS1 _pcn1.bit._CKS1\r
+#define PCN1_RTRG _pcn1.bit._RTRG\r
+#define PCN1_MDSE _pcn1.bit._MDSE\r
+#define PCN1_STGR _pcn1.bit._STGR\r
+#define PCN1_CNTE _pcn1.bit._CNTE\r
+#define PCN1_IRS _pcn1.bitc._IRS\r
+#define PCN1_EGS _pcn1.bitc._EGS\r
+#define PCN1_CKS _pcn1.bitc._CKS\r
+__IO_EXTERN __io PCNL1STR _pcnl1;  \r
+#define PCNL1 _pcnl1.byte\r
+#define PCNL1_OSEL _pcnl1.bit._OSEL\r
+#define PCNL1_OE _pcnl1.bit._OE\r
+#define PCNL1_IRS0 _pcnl1.bit._IRS0\r
+#define PCNL1_IRS1 _pcnl1.bit._IRS1\r
+#define PCNL1_IRQF _pcnl1.bit._IRQF\r
+#define PCNL1_IREN _pcnl1.bit._IREN\r
+#define PCNL1_EGS0 _pcnl1.bit._EGS0\r
+#define PCNL1_EGS1 _pcnl1.bit._EGS1\r
+#define PCNL1_IRS _pcnl1.bitc._IRS\r
+#define PCNL1_EGS _pcnl1.bitc._EGS\r
+__IO_EXTERN __io PCNH1STR _pcnh1;  \r
+#define PCNH1 _pcnh1.byte\r
+#define PCNH1_PGMS _pcnh1.bit._PGMS\r
+#define PCNH1_CKS0 _pcnh1.bit._CKS0\r
+#define PCNH1_CKS1 _pcnh1.bit._CKS1\r
+#define PCNH1_RTRG _pcnh1.bit._RTRG\r
+#define PCNH1_MDSE _pcnh1.bit._MDSE\r
+#define PCNH1_STGR _pcnh1.bit._STGR\r
+#define PCNH1_CNTE _pcnh1.bit._CNTE\r
+#define PCNH1_CKS _pcnh1.bitc._CKS\r
+__IO_EXTERN __io PTMR2STR _ptmr2;  \r
+#define PTMR2 _ptmr2.word\r
+#define PTMR2_D0 _ptmr2.bit._D0\r
+#define PTMR2_D1 _ptmr2.bit._D1\r
+#define PTMR2_D2 _ptmr2.bit._D2\r
+#define PTMR2_D3 _ptmr2.bit._D3\r
+#define PTMR2_D4 _ptmr2.bit._D4\r
+#define PTMR2_D5 _ptmr2.bit._D5\r
+#define PTMR2_D6 _ptmr2.bit._D6\r
+#define PTMR2_D7 _ptmr2.bit._D7\r
+#define PTMR2_D8 _ptmr2.bit._D8\r
+#define PTMR2_D9 _ptmr2.bit._D9\r
+#define PTMR2_D10 _ptmr2.bit._D10\r
+#define PTMR2_D11 _ptmr2.bit._D11\r
+#define PTMR2_D12 _ptmr2.bit._D12\r
+#define PTMR2_D13 _ptmr2.bit._D13\r
+#define PTMR2_D14 _ptmr2.bit._D14\r
+#define PTMR2_D15 _ptmr2.bit._D15\r
+#define PTMR2_D _ptmr2.bitc._D\r
+__IO_EXTERN __io PCSR2STR _pcsr2;  \r
+#define PCSR2 _pcsr2.word\r
+#define PCSR2_D0 _pcsr2.bit._D0\r
+#define PCSR2_D1 _pcsr2.bit._D1\r
+#define PCSR2_D2 _pcsr2.bit._D2\r
+#define PCSR2_D3 _pcsr2.bit._D3\r
+#define PCSR2_D4 _pcsr2.bit._D4\r
+#define PCSR2_D5 _pcsr2.bit._D5\r
+#define PCSR2_D6 _pcsr2.bit._D6\r
+#define PCSR2_D7 _pcsr2.bit._D7\r
+#define PCSR2_D8 _pcsr2.bit._D8\r
+#define PCSR2_D9 _pcsr2.bit._D9\r
+#define PCSR2_D10 _pcsr2.bit._D10\r
+#define PCSR2_D11 _pcsr2.bit._D11\r
+#define PCSR2_D12 _pcsr2.bit._D12\r
+#define PCSR2_D13 _pcsr2.bit._D13\r
+#define PCSR2_D14 _pcsr2.bit._D14\r
+#define PCSR2_D15 _pcsr2.bit._D15\r
+#define PCSR2_D _pcsr2.bitc._D\r
+__IO_EXTERN __io PDUT2STR _pdut2;  \r
+#define PDUT2 _pdut2.word\r
+#define PDUT2_D0 _pdut2.bit._D0\r
+#define PDUT2_D1 _pdut2.bit._D1\r
+#define PDUT2_D2 _pdut2.bit._D2\r
+#define PDUT2_D3 _pdut2.bit._D3\r
+#define PDUT2_D4 _pdut2.bit._D4\r
+#define PDUT2_D5 _pdut2.bit._D5\r
+#define PDUT2_D6 _pdut2.bit._D6\r
+#define PDUT2_D7 _pdut2.bit._D7\r
+#define PDUT2_D8 _pdut2.bit._D8\r
+#define PDUT2_D9 _pdut2.bit._D9\r
+#define PDUT2_D10 _pdut2.bit._D10\r
+#define PDUT2_D11 _pdut2.bit._D11\r
+#define PDUT2_D12 _pdut2.bit._D12\r
+#define PDUT2_D13 _pdut2.bit._D13\r
+#define PDUT2_D14 _pdut2.bit._D14\r
+#define PDUT2_D15 _pdut2.bit._D15\r
+#define PDUT2_D _pdut2.bitc._D\r
+__IO_EXTERN __io PCN2STR _pcn2;  \r
+#define PCN2 _pcn2.word\r
+#define PCN2_OSEL _pcn2.bit._OSEL\r
+#define PCN2_OE _pcn2.bit._OE\r
+#define PCN2_IRS0 _pcn2.bit._IRS0\r
+#define PCN2_IRS1 _pcn2.bit._IRS1\r
+#define PCN2_IRQF _pcn2.bit._IRQF\r
+#define PCN2_IREN _pcn2.bit._IREN\r
+#define PCN2_EGS0 _pcn2.bit._EGS0\r
+#define PCN2_EGS1 _pcn2.bit._EGS1\r
+#define PCN2_PGMS _pcn2.bit._PGMS\r
+#define PCN2_CKS0 _pcn2.bit._CKS0\r
+#define PCN2_CKS1 _pcn2.bit._CKS1\r
+#define PCN2_RTRG _pcn2.bit._RTRG\r
+#define PCN2_MDSE _pcn2.bit._MDSE\r
+#define PCN2_STGR _pcn2.bit._STGR\r
+#define PCN2_CNTE _pcn2.bit._CNTE\r
+#define PCN2_IRS _pcn2.bitc._IRS\r
+#define PCN2_EGS _pcn2.bitc._EGS\r
+#define PCN2_CKS _pcn2.bitc._CKS\r
+__IO_EXTERN __io PCNL2STR _pcnl2;  \r
+#define PCNL2 _pcnl2.byte\r
+#define PCNL2_OSEL _pcnl2.bit._OSEL\r
+#define PCNL2_OE _pcnl2.bit._OE\r
+#define PCNL2_IRS0 _pcnl2.bit._IRS0\r
+#define PCNL2_IRS1 _pcnl2.bit._IRS1\r
+#define PCNL2_IRQF _pcnl2.bit._IRQF\r
+#define PCNL2_IREN _pcnl2.bit._IREN\r
+#define PCNL2_EGS0 _pcnl2.bit._EGS0\r
+#define PCNL2_EGS1 _pcnl2.bit._EGS1\r
+#define PCNL2_IRS _pcnl2.bitc._IRS\r
+#define PCNL2_EGS _pcnl2.bitc._EGS\r
+__IO_EXTERN __io PCNH2STR _pcnh2;  \r
+#define PCNH2 _pcnh2.byte\r
+#define PCNH2_PGMS _pcnh2.bit._PGMS\r
+#define PCNH2_CKS0 _pcnh2.bit._CKS0\r
+#define PCNH2_CKS1 _pcnh2.bit._CKS1\r
+#define PCNH2_RTRG _pcnh2.bit._RTRG\r
+#define PCNH2_MDSE _pcnh2.bit._MDSE\r
+#define PCNH2_STGR _pcnh2.bit._STGR\r
+#define PCNH2_CNTE _pcnh2.bit._CNTE\r
+#define PCNH2_CKS _pcnh2.bitc._CKS\r
+__IO_EXTERN __io PTMR3STR _ptmr3;  \r
+#define PTMR3 _ptmr3.word\r
+#define PTMR3_D0 _ptmr3.bit._D0\r
+#define PTMR3_D1 _ptmr3.bit._D1\r
+#define PTMR3_D2 _ptmr3.bit._D2\r
+#define PTMR3_D3 _ptmr3.bit._D3\r
+#define PTMR3_D4 _ptmr3.bit._D4\r
+#define PTMR3_D5 _ptmr3.bit._D5\r
+#define PTMR3_D6 _ptmr3.bit._D6\r
+#define PTMR3_D7 _ptmr3.bit._D7\r
+#define PTMR3_D8 _ptmr3.bit._D8\r
+#define PTMR3_D9 _ptmr3.bit._D9\r
+#define PTMR3_D10 _ptmr3.bit._D10\r
+#define PTMR3_D11 _ptmr3.bit._D11\r
+#define PTMR3_D12 _ptmr3.bit._D12\r
+#define PTMR3_D13 _ptmr3.bit._D13\r
+#define PTMR3_D14 _ptmr3.bit._D14\r
+#define PTMR3_D15 _ptmr3.bit._D15\r
+#define PTMR3_D _ptmr3.bitc._D\r
+__IO_EXTERN __io PCSR3STR _pcsr3;  \r
+#define PCSR3 _pcsr3.word\r
+#define PCSR3_D0 _pcsr3.bit._D0\r
+#define PCSR3_D1 _pcsr3.bit._D1\r
+#define PCSR3_D2 _pcsr3.bit._D2\r
+#define PCSR3_D3 _pcsr3.bit._D3\r
+#define PCSR3_D4 _pcsr3.bit._D4\r
+#define PCSR3_D5 _pcsr3.bit._D5\r
+#define PCSR3_D6 _pcsr3.bit._D6\r
+#define PCSR3_D7 _pcsr3.bit._D7\r
+#define PCSR3_D8 _pcsr3.bit._D8\r
+#define PCSR3_D9 _pcsr3.bit._D9\r
+#define PCSR3_D10 _pcsr3.bit._D10\r
+#define PCSR3_D11 _pcsr3.bit._D11\r
+#define PCSR3_D12 _pcsr3.bit._D12\r
+#define PCSR3_D13 _pcsr3.bit._D13\r
+#define PCSR3_D14 _pcsr3.bit._D14\r
+#define PCSR3_D15 _pcsr3.bit._D15\r
+#define PCSR3_D _pcsr3.bitc._D\r
+__IO_EXTERN __io PDUT3STR _pdut3;  \r
+#define PDUT3 _pdut3.word\r
+#define PDUT3_D0 _pdut3.bit._D0\r
+#define PDUT3_D1 _pdut3.bit._D1\r
+#define PDUT3_D2 _pdut3.bit._D2\r
+#define PDUT3_D3 _pdut3.bit._D3\r
+#define PDUT3_D4 _pdut3.bit._D4\r
+#define PDUT3_D5 _pdut3.bit._D5\r
+#define PDUT3_D6 _pdut3.bit._D6\r
+#define PDUT3_D7 _pdut3.bit._D7\r
+#define PDUT3_D8 _pdut3.bit._D8\r
+#define PDUT3_D9 _pdut3.bit._D9\r
+#define PDUT3_D10 _pdut3.bit._D10\r
+#define PDUT3_D11 _pdut3.bit._D11\r
+#define PDUT3_D12 _pdut3.bit._D12\r
+#define PDUT3_D13 _pdut3.bit._D13\r
+#define PDUT3_D14 _pdut3.bit._D14\r
+#define PDUT3_D15 _pdut3.bit._D15\r
+#define PDUT3_D _pdut3.bitc._D\r
+__IO_EXTERN __io PCN3STR _pcn3;  \r
+#define PCN3 _pcn3.word\r
+#define PCN3_OSEL _pcn3.bit._OSEL\r
+#define PCN3_OE _pcn3.bit._OE\r
+#define PCN3_IRS0 _pcn3.bit._IRS0\r
+#define PCN3_IRS1 _pcn3.bit._IRS1\r
+#define PCN3_IRQF _pcn3.bit._IRQF\r
+#define PCN3_IREN _pcn3.bit._IREN\r
+#define PCN3_EGS0 _pcn3.bit._EGS0\r
+#define PCN3_EGS1 _pcn3.bit._EGS1\r
+#define PCN3_PGMS _pcn3.bit._PGMS\r
+#define PCN3_CKS0 _pcn3.bit._CKS0\r
+#define PCN3_CKS1 _pcn3.bit._CKS1\r
+#define PCN3_RTRG _pcn3.bit._RTRG\r
+#define PCN3_MDSE _pcn3.bit._MDSE\r
+#define PCN3_STGR _pcn3.bit._STGR\r
+#define PCN3_CNTE _pcn3.bit._CNTE\r
+#define PCN3_IRS _pcn3.bitc._IRS\r
+#define PCN3_EGS _pcn3.bitc._EGS\r
+#define PCN3_CKS _pcn3.bitc._CKS\r
+__IO_EXTERN __io PCNL3STR _pcnl3;  \r
+#define PCNL3 _pcnl3.byte\r
+#define PCNL3_OSEL _pcnl3.bit._OSEL\r
+#define PCNL3_OE _pcnl3.bit._OE\r
+#define PCNL3_IRS0 _pcnl3.bit._IRS0\r
+#define PCNL3_IRS1 _pcnl3.bit._IRS1\r
+#define PCNL3_IRQF _pcnl3.bit._IRQF\r
+#define PCNL3_IREN _pcnl3.bit._IREN\r
+#define PCNL3_EGS0 _pcnl3.bit._EGS0\r
+#define PCNL3_EGS1 _pcnl3.bit._EGS1\r
+#define PCNL3_IRS _pcnl3.bitc._IRS\r
+#define PCNL3_EGS _pcnl3.bitc._EGS\r
+__IO_EXTERN __io PCNH3STR _pcnh3;  \r
+#define PCNH3 _pcnh3.byte\r
+#define PCNH3_PGMS _pcnh3.bit._PGMS\r
+#define PCNH3_CKS0 _pcnh3.bit._CKS0\r
+#define PCNH3_CKS1 _pcnh3.bit._CKS1\r
+#define PCNH3_RTRG _pcnh3.bit._RTRG\r
+#define PCNH3_MDSE _pcnh3.bit._MDSE\r
+#define PCNH3_STGR _pcnh3.bit._STGR\r
+#define PCNH3_CNTE _pcnh3.bit._CNTE\r
+#define PCNH3_CKS _pcnh3.bitc._CKS\r
+__IO_EXTERN __io GCN11STR _gcn11;  \r
+#define GCN11 _gcn11.word\r
+#define GCN11_TSEL00 _gcn11.bit._TSEL00\r
+#define GCN11_TSEL01 _gcn11.bit._TSEL01\r
+#define GCN11_TSEL02 _gcn11.bit._TSEL02\r
+#define GCN11_TSEL03 _gcn11.bit._TSEL03\r
+#define GCN11_TSEL10 _gcn11.bit._TSEL10\r
+#define GCN11_TSEL11 _gcn11.bit._TSEL11\r
+#define GCN11_TSEL12 _gcn11.bit._TSEL12\r
+#define GCN11_TSEL13 _gcn11.bit._TSEL13\r
+#define GCN11_TSEL20 _gcn11.bit._TSEL20\r
+#define GCN11_TSEL21 _gcn11.bit._TSEL21\r
+#define GCN11_TSEL22 _gcn11.bit._TSEL22\r
+#define GCN11_TSEL23 _gcn11.bit._TSEL23\r
+#define GCN11_TSEL30 _gcn11.bit._TSEL30\r
+#define GCN11_TSEL31 _gcn11.bit._TSEL31\r
+#define GCN11_TSEL32 _gcn11.bit._TSEL32\r
+#define GCN11_TSEL33 _gcn11.bit._TSEL33\r
+#define GCN11_TSEL0 _gcn11.bitc._TSEL0\r
+#define GCN11_TSEL1 _gcn11.bitc._TSEL1\r
+#define GCN11_TSEL2 _gcn11.bitc._TSEL2\r
+#define GCN11_TSEL3 _gcn11.bitc._TSEL3\r
+__IO_EXTERN __io GCN1L1STR _gcn1l1;  \r
+#define GCN1L1 _gcn1l1.byte\r
+#define GCN1L1_TSEL00 _gcn1l1.bit._TSEL00\r
+#define GCN1L1_TSEL01 _gcn1l1.bit._TSEL01\r
+#define GCN1L1_TSEL02 _gcn1l1.bit._TSEL02\r
+#define GCN1L1_TSEL03 _gcn1l1.bit._TSEL03\r
+#define GCN1L1_TSEL10 _gcn1l1.bit._TSEL10\r
+#define GCN1L1_TSEL11 _gcn1l1.bit._TSEL11\r
+#define GCN1L1_TSEL12 _gcn1l1.bit._TSEL12\r
+#define GCN1L1_TSEL13 _gcn1l1.bit._TSEL13\r
+#define GCN1L1_TSEL0 _gcn1l1.bitc._TSEL0\r
+#define GCN1L1_TSEL1 _gcn1l1.bitc._TSEL1\r
+__IO_EXTERN __io GCN1H1STR _gcn1h1;  \r
+#define GCN1H1 _gcn1h1.byte\r
+#define GCN1H1_TSEL20 _gcn1h1.bit._TSEL20\r
+#define GCN1H1_TSEL21 _gcn1h1.bit._TSEL21\r
+#define GCN1H1_TSEL22 _gcn1h1.bit._TSEL22\r
+#define GCN1H1_TSEL23 _gcn1h1.bit._TSEL23\r
+#define GCN1H1_TSEL30 _gcn1h1.bit._TSEL30\r
+#define GCN1H1_TSEL31 _gcn1h1.bit._TSEL31\r
+#define GCN1H1_TSEL32 _gcn1h1.bit._TSEL32\r
+#define GCN1H1_TSEL33 _gcn1h1.bit._TSEL33\r
+#define GCN1H1_TSEL2 _gcn1h1.bitc._TSEL2\r
+#define GCN1H1_TSEL3 _gcn1h1.bitc._TSEL3\r
+__IO_EXTERN __io GCN21STR _gcn21;  \r
+#define GCN21 _gcn21.word\r
+#define GCN21_EN0 _gcn21.bit._EN0\r
+#define GCN21_EN1 _gcn21.bit._EN1\r
+#define GCN21_EN2 _gcn21.bit._EN2\r
+#define GCN21_EN3 _gcn21.bit._EN3\r
+#define GCN21_CKSEL0 _gcn21.bit._CKSEL0\r
+#define GCN21_CKSEL1 _gcn21.bit._CKSEL1\r
+#define GCN21_CKSEL2 _gcn21.bit._CKSEL2\r
+#define GCN21_CKSEL3 _gcn21.bit._CKSEL3\r
+#define GCN21_CKSEL _gcn21.bitc._CKSEL\r
+__IO_EXTERN __io GCN2L1STR _gcn2l1;  \r
+#define GCN2L1 _gcn2l1.byte\r
+#define GCN2L1_EN0 _gcn2l1.bit._EN0\r
+#define GCN2L1_EN1 _gcn2l1.bit._EN1\r
+#define GCN2L1_EN2 _gcn2l1.bit._EN2\r
+#define GCN2L1_EN3 _gcn2l1.bit._EN3\r
+__IO_EXTERN __io GCN2H1STR _gcn2h1;  \r
+#define GCN2H1 _gcn2h1.byte\r
+#define GCN2H1_CKSEL0 _gcn2h1.bit._CKSEL0\r
+#define GCN2H1_CKSEL1 _gcn2h1.bit._CKSEL1\r
+#define GCN2H1_CKSEL2 _gcn2h1.bit._CKSEL2\r
+#define GCN2H1_CKSEL3 _gcn2h1.bit._CKSEL3\r
+#define GCN2H1_CKSEL _gcn2h1.bitc._CKSEL\r
+__IO_EXTERN __io PTMR4STR _ptmr4;  \r
+#define PTMR4 _ptmr4.word\r
+#define PTMR4_D0 _ptmr4.bit._D0\r
+#define PTMR4_D1 _ptmr4.bit._D1\r
+#define PTMR4_D2 _ptmr4.bit._D2\r
+#define PTMR4_D3 _ptmr4.bit._D3\r
+#define PTMR4_D4 _ptmr4.bit._D4\r
+#define PTMR4_D5 _ptmr4.bit._D5\r
+#define PTMR4_D6 _ptmr4.bit._D6\r
+#define PTMR4_D7 _ptmr4.bit._D7\r
+#define PTMR4_D8 _ptmr4.bit._D8\r
+#define PTMR4_D9 _ptmr4.bit._D9\r
+#define PTMR4_D10 _ptmr4.bit._D10\r
+#define PTMR4_D11 _ptmr4.bit._D11\r
+#define PTMR4_D12 _ptmr4.bit._D12\r
+#define PTMR4_D13 _ptmr4.bit._D13\r
+#define PTMR4_D14 _ptmr4.bit._D14\r
+#define PTMR4_D15 _ptmr4.bit._D15\r
+#define PTMR4_D _ptmr4.bitc._D\r
+__IO_EXTERN __io PCSR4STR _pcsr4;  \r
+#define PCSR4 _pcsr4.word\r
+#define PCSR4_D0 _pcsr4.bit._D0\r
+#define PCSR4_D1 _pcsr4.bit._D1\r
+#define PCSR4_D2 _pcsr4.bit._D2\r
+#define PCSR4_D3 _pcsr4.bit._D3\r
+#define PCSR4_D4 _pcsr4.bit._D4\r
+#define PCSR4_D5 _pcsr4.bit._D5\r
+#define PCSR4_D6 _pcsr4.bit._D6\r
+#define PCSR4_D7 _pcsr4.bit._D7\r
+#define PCSR4_D8 _pcsr4.bit._D8\r
+#define PCSR4_D9 _pcsr4.bit._D9\r
+#define PCSR4_D10 _pcsr4.bit._D10\r
+#define PCSR4_D11 _pcsr4.bit._D11\r
+#define PCSR4_D12 _pcsr4.bit._D12\r
+#define PCSR4_D13 _pcsr4.bit._D13\r
+#define PCSR4_D14 _pcsr4.bit._D14\r
+#define PCSR4_D15 _pcsr4.bit._D15\r
+#define PCSR4_D _pcsr4.bitc._D\r
+__IO_EXTERN __io PDUT4STR _pdut4;  \r
+#define PDUT4 _pdut4.word\r
+#define PDUT4_D0 _pdut4.bit._D0\r
+#define PDUT4_D1 _pdut4.bit._D1\r
+#define PDUT4_D2 _pdut4.bit._D2\r
+#define PDUT4_D3 _pdut4.bit._D3\r
+#define PDUT4_D4 _pdut4.bit._D4\r
+#define PDUT4_D5 _pdut4.bit._D5\r
+#define PDUT4_D6 _pdut4.bit._D6\r
+#define PDUT4_D7 _pdut4.bit._D7\r
+#define PDUT4_D8 _pdut4.bit._D8\r
+#define PDUT4_D9 _pdut4.bit._D9\r
+#define PDUT4_D10 _pdut4.bit._D10\r
+#define PDUT4_D11 _pdut4.bit._D11\r
+#define PDUT4_D12 _pdut4.bit._D12\r
+#define PDUT4_D13 _pdut4.bit._D13\r
+#define PDUT4_D14 _pdut4.bit._D14\r
+#define PDUT4_D15 _pdut4.bit._D15\r
+#define PDUT4_D _pdut4.bitc._D\r
+__IO_EXTERN __io PCN4STR _pcn4;  \r
+#define PCN4 _pcn4.word\r
+#define PCN4_OSEL _pcn4.bit._OSEL\r
+#define PCN4_OE _pcn4.bit._OE\r
+#define PCN4_IRS0 _pcn4.bit._IRS0\r
+#define PCN4_IRS1 _pcn4.bit._IRS1\r
+#define PCN4_IRQF _pcn4.bit._IRQF\r
+#define PCN4_IREN _pcn4.bit._IREN\r
+#define PCN4_EGS0 _pcn4.bit._EGS0\r
+#define PCN4_EGS1 _pcn4.bit._EGS1\r
+#define PCN4_PGMS _pcn4.bit._PGMS\r
+#define PCN4_CKS0 _pcn4.bit._CKS0\r
+#define PCN4_CKS1 _pcn4.bit._CKS1\r
+#define PCN4_RTRG _pcn4.bit._RTRG\r
+#define PCN4_MDSE _pcn4.bit._MDSE\r
+#define PCN4_STGR _pcn4.bit._STGR\r
+#define PCN4_CNTE _pcn4.bit._CNTE\r
+#define PCN4_IRS _pcn4.bitc._IRS\r
+#define PCN4_EGS _pcn4.bitc._EGS\r
+#define PCN4_CKS _pcn4.bitc._CKS\r
+__IO_EXTERN __io PCNL4STR _pcnl4;  \r
+#define PCNL4 _pcnl4.byte\r
+#define PCNL4_OSEL _pcnl4.bit._OSEL\r
+#define PCNL4_OE _pcnl4.bit._OE\r
+#define PCNL4_IRS0 _pcnl4.bit._IRS0\r
+#define PCNL4_IRS1 _pcnl4.bit._IRS1\r
+#define PCNL4_IRQF _pcnl4.bit._IRQF\r
+#define PCNL4_IREN _pcnl4.bit._IREN\r
+#define PCNL4_EGS0 _pcnl4.bit._EGS0\r
+#define PCNL4_EGS1 _pcnl4.bit._EGS1\r
+#define PCNL4_IRS _pcnl4.bitc._IRS\r
+#define PCNL4_EGS _pcnl4.bitc._EGS\r
+__IO_EXTERN __io PCNH4STR _pcnh4;  \r
+#define PCNH4 _pcnh4.byte\r
+#define PCNH4_PGMS _pcnh4.bit._PGMS\r
+#define PCNH4_CKS0 _pcnh4.bit._CKS0\r
+#define PCNH4_CKS1 _pcnh4.bit._CKS1\r
+#define PCNH4_RTRG _pcnh4.bit._RTRG\r
+#define PCNH4_MDSE _pcnh4.bit._MDSE\r
+#define PCNH4_STGR _pcnh4.bit._STGR\r
+#define PCNH4_CNTE _pcnh4.bit._CNTE\r
+#define PCNH4_CKS _pcnh4.bitc._CKS\r
+__IO_EXTERN __io PTMR5STR _ptmr5;  \r
+#define PTMR5 _ptmr5.word\r
+#define PTMR5_D0 _ptmr5.bit._D0\r
+#define PTMR5_D1 _ptmr5.bit._D1\r
+#define PTMR5_D2 _ptmr5.bit._D2\r
+#define PTMR5_D3 _ptmr5.bit._D3\r
+#define PTMR5_D4 _ptmr5.bit._D4\r
+#define PTMR5_D5 _ptmr5.bit._D5\r
+#define PTMR5_D6 _ptmr5.bit._D6\r
+#define PTMR5_D7 _ptmr5.bit._D7\r
+#define PTMR5_D8 _ptmr5.bit._D8\r
+#define PTMR5_D9 _ptmr5.bit._D9\r
+#define PTMR5_D10 _ptmr5.bit._D10\r
+#define PTMR5_D11 _ptmr5.bit._D11\r
+#define PTMR5_D12 _ptmr5.bit._D12\r
+#define PTMR5_D13 _ptmr5.bit._D13\r
+#define PTMR5_D14 _ptmr5.bit._D14\r
+#define PTMR5_D15 _ptmr5.bit._D15\r
+#define PTMR5_D _ptmr5.bitc._D\r
+__IO_EXTERN __io PCSR5STR _pcsr5;  \r
+#define PCSR5 _pcsr5.word\r
+#define PCSR5_D0 _pcsr5.bit._D0\r
+#define PCSR5_D1 _pcsr5.bit._D1\r
+#define PCSR5_D2 _pcsr5.bit._D2\r
+#define PCSR5_D3 _pcsr5.bit._D3\r
+#define PCSR5_D4 _pcsr5.bit._D4\r
+#define PCSR5_D5 _pcsr5.bit._D5\r
+#define PCSR5_D6 _pcsr5.bit._D6\r
+#define PCSR5_D7 _pcsr5.bit._D7\r
+#define PCSR5_D8 _pcsr5.bit._D8\r
+#define PCSR5_D9 _pcsr5.bit._D9\r
+#define PCSR5_D10 _pcsr5.bit._D10\r
+#define PCSR5_D11 _pcsr5.bit._D11\r
+#define PCSR5_D12 _pcsr5.bit._D12\r
+#define PCSR5_D13 _pcsr5.bit._D13\r
+#define PCSR5_D14 _pcsr5.bit._D14\r
+#define PCSR5_D15 _pcsr5.bit._D15\r
+#define PCSR5_D _pcsr5.bitc._D\r
+__IO_EXTERN __io PDUT5STR _pdut5;  \r
+#define PDUT5 _pdut5.word\r
+#define PDUT5_D0 _pdut5.bit._D0\r
+#define PDUT5_D1 _pdut5.bit._D1\r
+#define PDUT5_D2 _pdut5.bit._D2\r
+#define PDUT5_D3 _pdut5.bit._D3\r
+#define PDUT5_D4 _pdut5.bit._D4\r
+#define PDUT5_D5 _pdut5.bit._D5\r
+#define PDUT5_D6 _pdut5.bit._D6\r
+#define PDUT5_D7 _pdut5.bit._D7\r
+#define PDUT5_D8 _pdut5.bit._D8\r
+#define PDUT5_D9 _pdut5.bit._D9\r
+#define PDUT5_D10 _pdut5.bit._D10\r
+#define PDUT5_D11 _pdut5.bit._D11\r
+#define PDUT5_D12 _pdut5.bit._D12\r
+#define PDUT5_D13 _pdut5.bit._D13\r
+#define PDUT5_D14 _pdut5.bit._D14\r
+#define PDUT5_D15 _pdut5.bit._D15\r
+#define PDUT5_D _pdut5.bitc._D\r
+__IO_EXTERN __io PCN5STR _pcn5;  \r
+#define PCN5 _pcn5.word\r
+#define PCN5_OSEL _pcn5.bit._OSEL\r
+#define PCN5_OE _pcn5.bit._OE\r
+#define PCN5_IRS0 _pcn5.bit._IRS0\r
+#define PCN5_IRS1 _pcn5.bit._IRS1\r
+#define PCN5_IRQF _pcn5.bit._IRQF\r
+#define PCN5_IREN _pcn5.bit._IREN\r
+#define PCN5_EGS0 _pcn5.bit._EGS0\r
+#define PCN5_EGS1 _pcn5.bit._EGS1\r
+#define PCN5_PGMS _pcn5.bit._PGMS\r
+#define PCN5_CKS0 _pcn5.bit._CKS0\r
+#define PCN5_CKS1 _pcn5.bit._CKS1\r
+#define PCN5_RTRG _pcn5.bit._RTRG\r
+#define PCN5_MDSE _pcn5.bit._MDSE\r
+#define PCN5_STGR _pcn5.bit._STGR\r
+#define PCN5_CNTE _pcn5.bit._CNTE\r
+#define PCN5_IRS _pcn5.bitc._IRS\r
+#define PCN5_EGS _pcn5.bitc._EGS\r
+#define PCN5_CKS _pcn5.bitc._CKS\r
+__IO_EXTERN __io PCNL5STR _pcnl5;  \r
+#define PCNL5 _pcnl5.byte\r
+#define PCNL5_OSEL _pcnl5.bit._OSEL\r
+#define PCNL5_OE _pcnl5.bit._OE\r
+#define PCNL5_IRS0 _pcnl5.bit._IRS0\r
+#define PCNL5_IRS1 _pcnl5.bit._IRS1\r
+#define PCNL5_IRQF _pcnl5.bit._IRQF\r
+#define PCNL5_IREN _pcnl5.bit._IREN\r
+#define PCNL5_EGS0 _pcnl5.bit._EGS0\r
+#define PCNL5_EGS1 _pcnl5.bit._EGS1\r
+#define PCNL5_IRS _pcnl5.bitc._IRS\r
+#define PCNL5_EGS _pcnl5.bitc._EGS\r
+__IO_EXTERN __io PCNH5STR _pcnh5;  \r
+#define PCNH5 _pcnh5.byte\r
+#define PCNH5_PGMS _pcnh5.bit._PGMS\r
+#define PCNH5_CKS0 _pcnh5.bit._CKS0\r
+#define PCNH5_CKS1 _pcnh5.bit._CKS1\r
+#define PCNH5_RTRG _pcnh5.bit._RTRG\r
+#define PCNH5_MDSE _pcnh5.bit._MDSE\r
+#define PCNH5_STGR _pcnh5.bit._STGR\r
+#define PCNH5_CNTE _pcnh5.bit._CNTE\r
+#define PCNH5_CKS _pcnh5.bitc._CKS\r
+__IO_EXTERN __io IBSR0STR _ibsr0;  \r
+#define IBSR0 _ibsr0.byte\r
+#define IBSR0_ADT _ibsr0.bit._ADT\r
+#define IBSR0_GCA _ibsr0.bit._GCA\r
+#define IBSR0_AAS _ibsr0.bit._AAS\r
+#define IBSR0_TRX _ibsr0.bit._TRX\r
+#define IBSR0_LRB _ibsr0.bit._LRB\r
+#define IBSR0_AL _ibsr0.bit._AL\r
+#define IBSR0_RSC _ibsr0.bit._RSC\r
+#define IBSR0_BB _ibsr0.bit._BB\r
+__IO_EXTERN __io IBCR0STR _ibcr0;  \r
+#define IBCR0 _ibcr0.byte\r
+#define IBCR0_INT _ibcr0.bit._INT\r
+#define IBCR0_INTE _ibcr0.bit._INTE\r
+#define IBCR0_GCAA _ibcr0.bit._GCAA\r
+#define IBCR0_ACK _ibcr0.bit._ACK\r
+#define IBCR0_MSS _ibcr0.bit._MSS\r
+#define IBCR0_SCC _ibcr0.bit._SCC\r
+#define IBCR0_BEIE _ibcr0.bit._BEIE\r
+#define IBCR0_BER _ibcr0.bit._BER\r
+__IO_EXTERN __io ITBA0STR _itba0;  \r
+#define ITBA0 _itba0.word\r
+#define ITBA0_TA0 _itba0.bit._TA0\r
+#define ITBA0_TA1 _itba0.bit._TA1\r
+#define ITBA0_TA2 _itba0.bit._TA2\r
+#define ITBA0_TA3 _itba0.bit._TA3\r
+#define ITBA0_TA4 _itba0.bit._TA4\r
+#define ITBA0_TA5 _itba0.bit._TA5\r
+#define ITBA0_TA6 _itba0.bit._TA6\r
+#define ITBA0_TA7 _itba0.bit._TA7\r
+#define ITBA0_TA8 _itba0.bit._TA8\r
+#define ITBA0_TA9 _itba0.bit._TA9\r
+#define ITBA0_TA _itba0.bitc._TA\r
+__IO_EXTERN __io ITBAL0STR _itbal0;  \r
+#define ITBAL0 _itbal0.byte\r
+#define ITBAL0_TA0 _itbal0.bit._TA0\r
+#define ITBAL0_TA1 _itbal0.bit._TA1\r
+#define ITBAL0_TA2 _itbal0.bit._TA2\r
+#define ITBAL0_TA3 _itbal0.bit._TA3\r
+#define ITBAL0_TA4 _itbal0.bit._TA4\r
+#define ITBAL0_TA5 _itbal0.bit._TA5\r
+#define ITBAL0_TA6 _itbal0.bit._TA6\r
+#define ITBAL0_TA7 _itbal0.bit._TA7\r
+__IO_EXTERN __io ITBAH0STR _itbah0;  \r
+#define ITBAH0 _itbah0.byte\r
+#define ITBAH0_TA8 _itbah0.bit._TA8\r
+#define ITBAH0_TA9 _itbah0.bit._TA9\r
+__IO_EXTERN __io ITMK0STR _itmk0;  \r
+#define ITMK0 _itmk0.word\r
+#define ITMK0_TM0 _itmk0.bit._TM0\r
+#define ITMK0_TM1 _itmk0.bit._TM1\r
+#define ITMK0_TM2 _itmk0.bit._TM2\r
+#define ITMK0_TM3 _itmk0.bit._TM3\r
+#define ITMK0_TM4 _itmk0.bit._TM4\r
+#define ITMK0_TM5 _itmk0.bit._TM5\r
+#define ITMK0_TM6 _itmk0.bit._TM6\r
+#define ITMK0_TM7 _itmk0.bit._TM7\r
+#define ITMK0_TM8 _itmk0.bit._TM8\r
+#define ITMK0_TM9 _itmk0.bit._TM9\r
+#define ITMK0_RAL _itmk0.bit._RAL\r
+#define ITMK0_ENTB _itmk0.bit._ENTB\r
+#define ITMK0_TM _itmk0.bitc._TM\r
+__IO_EXTERN __io ITMKL0STR _itmkl0;  \r
+#define ITMKL0 _itmkl0.byte\r
+#define ITMKL0_TM0 _itmkl0.bit._TM0\r
+#define ITMKL0_TM1 _itmkl0.bit._TM1\r
+#define ITMKL0_TM2 _itmkl0.bit._TM2\r
+#define ITMKL0_TM3 _itmkl0.bit._TM3\r
+#define ITMKL0_TM4 _itmkl0.bit._TM4\r
+#define ITMKL0_TM5 _itmkl0.bit._TM5\r
+#define ITMKL0_TM6 _itmkl0.bit._TM6\r
+#define ITMKL0_TM7 _itmkl0.bit._TM7\r
+__IO_EXTERN __io ITMKH0STR _itmkh0;  \r
+#define ITMKH0 _itmkh0.byte\r
+#define ITMKH0_TM8 _itmkh0.bit._TM8\r
+#define ITMKH0_TM9 _itmkh0.bit._TM9\r
+#define ITMKH0_RAL _itmkh0.bit._RAL\r
+#define ITMKH0_ENTB _itmkh0.bit._ENTB\r
+__IO_EXTERN __io ISBA0STR _isba0;  \r
+#define ISBA0 _isba0.byte\r
+#define ISBA0_SA0 _isba0.bit._SA0\r
+#define ISBA0_SA1 _isba0.bit._SA1\r
+#define ISBA0_SA2 _isba0.bit._SA2\r
+#define ISBA0_SA3 _isba0.bit._SA3\r
+#define ISBA0_SA4 _isba0.bit._SA4\r
+#define ISBA0_SA5 _isba0.bit._SA5\r
+#define ISBA0_SA6 _isba0.bit._SA6\r
+#define ISBA0_SA _isba0.bitc._SA\r
+__IO_EXTERN __io ISMK0STR _ismk0;  \r
+#define ISMK0 _ismk0.byte\r
+#define ISMK0_SM0 _ismk0.bit._SM0\r
+#define ISMK0_SM1 _ismk0.bit._SM1\r
+#define ISMK0_SM2 _ismk0.bit._SM2\r
+#define ISMK0_SM3 _ismk0.bit._SM3\r
+#define ISMK0_SM4 _ismk0.bit._SM4\r
+#define ISMK0_SM5 _ismk0.bit._SM5\r
+#define ISMK0_SM6 _ismk0.bit._SM6\r
+#define ISMK0_ENSB _ismk0.bit._ENSB\r
+#define ISMK0_SM _ismk0.bitc._SM\r
+__IO_EXTERN __io IDAR0STR _idar0;  \r
+#define IDAR0 _idar0.byte\r
+#define IDAR0_D0 _idar0.bit._D0\r
+#define IDAR0_D1 _idar0.bit._D1\r
+#define IDAR0_D2 _idar0.bit._D2\r
+#define IDAR0_D3 _idar0.bit._D3\r
+#define IDAR0_D4 _idar0.bit._D4\r
+#define IDAR0_D5 _idar0.bit._D5\r
+#define IDAR0_D6 _idar0.bit._D6\r
+#define IDAR0_D7 _idar0.bit._D7\r
+__IO_EXTERN __io ICCR0STR _iccr0;  \r
+#define ICCR0 _iccr0.byte\r
+#define ICCR0_CS0 _iccr0.bit._CS0\r
+#define ICCR0_CS1 _iccr0.bit._CS1\r
+#define ICCR0_CS2 _iccr0.bit._CS2\r
+#define ICCR0_CS3 _iccr0.bit._CS3\r
+#define ICCR0_CS4 _iccr0.bit._CS4\r
+#define ICCR0_EN _iccr0.bit._EN\r
+#define ICCR0_NSF _iccr0.bit._NSF\r
+#define ICCR0_CS _iccr0.bitc._CS\r
+__IO_EXTERN __io IBSR1STR _ibsr1;  \r
+#define IBSR1 _ibsr1.byte\r
+#define IBSR1_ADT _ibsr1.bit._ADT\r
+#define IBSR1_GCA _ibsr1.bit._GCA\r
+#define IBSR1_AAS _ibsr1.bit._AAS\r
+#define IBSR1_TRX _ibsr1.bit._TRX\r
+#define IBSR1_LRB _ibsr1.bit._LRB\r
+#define IBSR1_AL _ibsr1.bit._AL\r
+#define IBSR1_RSC _ibsr1.bit._RSC\r
+#define IBSR1_BB _ibsr1.bit._BB\r
+__IO_EXTERN __io IBCR1STR _ibcr1;  \r
+#define IBCR1 _ibcr1.byte\r
+#define IBCR1_INT _ibcr1.bit._INT\r
+#define IBCR1_INTE _ibcr1.bit._INTE\r
+#define IBCR1_GCAA _ibcr1.bit._GCAA\r
+#define IBCR1_ACK _ibcr1.bit._ACK\r
+#define IBCR1_MSS _ibcr1.bit._MSS\r
+#define IBCR1_SCC _ibcr1.bit._SCC\r
+#define IBCR1_BEIE _ibcr1.bit._BEIE\r
+#define IBCR1_BER _ibcr1.bit._BER\r
+__IO_EXTERN __io ITBA1STR _itba1;  \r
+#define ITBA1 _itba1.word\r
+#define ITBA1_TA0 _itba1.bit._TA0\r
+#define ITBA1_TA1 _itba1.bit._TA1\r
+#define ITBA1_TA2 _itba1.bit._TA2\r
+#define ITBA1_TA3 _itba1.bit._TA3\r
+#define ITBA1_TA4 _itba1.bit._TA4\r
+#define ITBA1_TA5 _itba1.bit._TA5\r
+#define ITBA1_TA6 _itba1.bit._TA6\r
+#define ITBA1_TA7 _itba1.bit._TA7\r
+#define ITBA1_TA8 _itba1.bit._TA8\r
+#define ITBA1_TA9 _itba1.bit._TA9\r
+#define ITBA1_TA _itba1.bitc._TA\r
+__IO_EXTERN __io ITBAL1STR _itbal1;  \r
+#define ITBAL1 _itbal1.byte\r
+#define ITBAL1_TA0 _itbal1.bit._TA0\r
+#define ITBAL1_TA1 _itbal1.bit._TA1\r
+#define ITBAL1_TA2 _itbal1.bit._TA2\r
+#define ITBAL1_TA3 _itbal1.bit._TA3\r
+#define ITBAL1_TA4 _itbal1.bit._TA4\r
+#define ITBAL1_TA5 _itbal1.bit._TA5\r
+#define ITBAL1_TA6 _itbal1.bit._TA6\r
+#define ITBAL1_TA7 _itbal1.bit._TA7\r
+__IO_EXTERN __io ITBAH1STR _itbah1;  \r
+#define ITBAH1 _itbah1.byte\r
+#define ITBAH1_TA8 _itbah1.bit._TA8\r
+#define ITBAH1_TA9 _itbah1.bit._TA9\r
+__IO_EXTERN __io ITMK1STR _itmk1;  \r
+#define ITMK1 _itmk1.word\r
+#define ITMK1_TM0 _itmk1.bit._TM0\r
+#define ITMK1_TM1 _itmk1.bit._TM1\r
+#define ITMK1_TM2 _itmk1.bit._TM2\r
+#define ITMK1_TM3 _itmk1.bit._TM3\r
+#define ITMK1_TM4 _itmk1.bit._TM4\r
+#define ITMK1_TM5 _itmk1.bit._TM5\r
+#define ITMK1_TM6 _itmk1.bit._TM6\r
+#define ITMK1_TM7 _itmk1.bit._TM7\r
+#define ITMK1_TM8 _itmk1.bit._TM8\r
+#define ITMK1_TM9 _itmk1.bit._TM9\r
+#define ITMK1_RAL _itmk1.bit._RAL\r
+#define ITMK1_ENTB _itmk1.bit._ENTB\r
+#define ITMK1_TM _itmk1.bitc._TM\r
+__IO_EXTERN __io ITMKL1STR _itmkl1;  \r
+#define ITMKL1 _itmkl1.byte\r
+#define ITMKL1_TM0 _itmkl1.bit._TM0\r
+#define ITMKL1_TM1 _itmkl1.bit._TM1\r
+#define ITMKL1_TM2 _itmkl1.bit._TM2\r
+#define ITMKL1_TM3 _itmkl1.bit._TM3\r
+#define ITMKL1_TM4 _itmkl1.bit._TM4\r
+#define ITMKL1_TM5 _itmkl1.bit._TM5\r
+#define ITMKL1_TM6 _itmkl1.bit._TM6\r
+#define ITMKL1_TM7 _itmkl1.bit._TM7\r
+__IO_EXTERN __io ITMKH1STR _itmkh1;  \r
+#define ITMKH1 _itmkh1.byte\r
+#define ITMKH1_TM8 _itmkh1.bit._TM8\r
+#define ITMKH1_TM9 _itmkh1.bit._TM9\r
+#define ITMKH1_RAL _itmkh1.bit._RAL\r
+#define ITMKH1_ENTB _itmkh1.bit._ENTB\r
+__IO_EXTERN __io ISBA1STR _isba1;  \r
+#define ISBA1 _isba1.byte\r
+#define ISBA1_SA0 _isba1.bit._SA0\r
+#define ISBA1_SA1 _isba1.bit._SA1\r
+#define ISBA1_SA2 _isba1.bit._SA2\r
+#define ISBA1_SA3 _isba1.bit._SA3\r
+#define ISBA1_SA4 _isba1.bit._SA4\r
+#define ISBA1_SA5 _isba1.bit._SA5\r
+#define ISBA1_SA6 _isba1.bit._SA6\r
+#define ISBA1_SA _isba1.bitc._SA\r
+__IO_EXTERN __io ISMK1STR _ismk1;  \r
+#define ISMK1 _ismk1.byte\r
+#define ISMK1_SM0 _ismk1.bit._SM0\r
+#define ISMK1_SM1 _ismk1.bit._SM1\r
+#define ISMK1_SM2 _ismk1.bit._SM2\r
+#define ISMK1_SM3 _ismk1.bit._SM3\r
+#define ISMK1_SM4 _ismk1.bit._SM4\r
+#define ISMK1_SM5 _ismk1.bit._SM5\r
+#define ISMK1_SM6 _ismk1.bit._SM6\r
+#define ISMK1_ENSB _ismk1.bit._ENSB\r
+#define ISMK1_SM _ismk1.bitc._SM\r
+__IO_EXTERN __io IDAR1STR _idar1;  \r
+#define IDAR1 _idar1.byte\r
+#define IDAR1_D0 _idar1.bit._D0\r
+#define IDAR1_D1 _idar1.bit._D1\r
+#define IDAR1_D2 _idar1.bit._D2\r
+#define IDAR1_D3 _idar1.bit._D3\r
+#define IDAR1_D4 _idar1.bit._D4\r
+#define IDAR1_D5 _idar1.bit._D5\r
+#define IDAR1_D6 _idar1.bit._D6\r
+#define IDAR1_D7 _idar1.bit._D7\r
+__IO_EXTERN __io ICCR1STR _iccr1;  \r
+#define ICCR1 _iccr1.byte\r
+#define ICCR1_CS0 _iccr1.bit._CS0\r
+#define ICCR1_CS1 _iccr1.bit._CS1\r
+#define ICCR1_CS2 _iccr1.bit._CS2\r
+#define ICCR1_CS3 _iccr1.bit._CS3\r
+#define ICCR1_CS4 _iccr1.bit._CS4\r
+#define ICCR1_EN _iccr1.bit._EN\r
+#define ICCR1_NSF _iccr1.bit._NSF\r
+#define ICCR1_CS _iccr1.bitc._CS\r
+__IO_EXTERN __io SMR0STR _smr0;  \r
+#define SMR0 _smr0.byte\r
+#define SMR0_SOE _smr0.bit._SOE\r
+#define SMR0_SCKE _smr0.bit._SCKE\r
+#define SMR0_UPCL _smr0.bit._UPCL\r
+#define SMR0_REST _smr0.bit._REST\r
+#define SMR0_EXT _smr0.bit._EXT\r
+#define SMR0_OTO _smr0.bit._OTO\r
+#define SMR0_MD0 _smr0.bit._MD0\r
+#define SMR0_MD1 _smr0.bit._MD1\r
+#define SMR0_MD _smr0.bitc._MD\r
+__IO_EXTERN __io SCR0STR _scr0;  \r
+#define SCR0 _scr0.byte\r
+#define SCR0_TXE _scr0.bit._TXE\r
+#define SCR0_RXE _scr0.bit._RXE\r
+#define SCR0_CRE _scr0.bit._CRE\r
+#define SCR0_AD _scr0.bit._AD\r
+#define SCR0_CL _scr0.bit._CL\r
+#define SCR0_SBL _scr0.bit._SBL\r
+#define SCR0_P _scr0.bit._P\r
+#define SCR0_PEN _scr0.bit._PEN\r
+__IO_EXTERN __io IO_BYTE _tdr0;\r
+#define TDR0 _tdr0   \r
+__IO_EXTERN __io IO_BYTE _rdr0;\r
+#define RDR0 _rdr0   \r
+__IO_EXTERN __io SSR0STR _ssr0;  \r
+#define SSR0 _ssr0.byte\r
+#define SSR0_TIE _ssr0.bit._TIE\r
+#define SSR0_RIE _ssr0.bit._RIE\r
+#define SSR0_BDS _ssr0.bit._BDS\r
+#define SSR0_TDRE _ssr0.bit._TDRE\r
+#define SSR0_RDRF _ssr0.bit._RDRF\r
+#define SSR0_FRE _ssr0.bit._FRE\r
+#define SSR0_ORE _ssr0.bit._ORE\r
+#define SSR0_PE _ssr0.bit._PE\r
+__IO_EXTERN __io ECCR0STR _eccr0;  \r
+#define ECCR0 _eccr0.byte\r
+#define ECCR0_TBI _eccr0.bit._TBI\r
+#define ECCR0_RBI _eccr0.bit._RBI\r
+#define ECCR0_BIE _eccr0.bit._BIE\r
+#define ECCR0_SSM _eccr0.bit._SSM\r
+#define ECCR0_SCDE _eccr0.bit._SCDE\r
+#define ECCR0_MS _eccr0.bit._MS\r
+#define ECCR0_LBR _eccr0.bit._LBR\r
+#define ECCR0_INV _eccr0.bit._INV\r
+__IO_EXTERN __io ESCR0STR _escr0;  \r
+#define ESCR0 _escr0.byte\r
+#define ESCR0_SCES _escr0.bit._SCES\r
+#define ESCR0_CCO _escr0.bit._CCO\r
+#define ESCR0_SIOP _escr0.bit._SIOP\r
+#define ESCR0_SOPE _escr0.bit._SOPE\r
+#define ESCR0_LBL0 _escr0.bit._LBL0\r
+#define ESCR0_LBL1 _escr0.bit._LBL1\r
+#define ESCR0_LBD _escr0.bit._LBD\r
+#define ESCR0_LBIE _escr0.bit._LBIE\r
+#define ESCR0_LBL _escr0.bitc._LBL\r
+__IO_EXTERN __io BGR0STR _bgr0;  \r
+#define BGR0 _bgr0.word\r
+#define BGR0_BGR0 _bgr0.bit._BGR0\r
+#define BGR0_BGR1 _bgr0.bit._BGR1\r
+#define BGR0_BGR2 _bgr0.bit._BGR2\r
+#define BGR0_BGR3 _bgr0.bit._BGR3\r
+#define BGR0_BGR4 _bgr0.bit._BGR4\r
+#define BGR0_BGR5 _bgr0.bit._BGR5\r
+#define BGR0_BGR6 _bgr0.bit._BGR6\r
+#define BGR0_BGR7 _bgr0.bit._BGR7\r
+#define BGR0_BGR8 _bgr0.bit._BGR8\r
+#define BGR0_BGR9 _bgr0.bit._BGR9\r
+#define BGR0_BGR10 _bgr0.bit._BGR10\r
+#define BGR0_BGR11 _bgr0.bit._BGR11\r
+#define BGR0_BGR12 _bgr0.bit._BGR12\r
+#define BGR0_BGR13 _bgr0.bit._BGR13\r
+#define BGR0_BGR14 _bgr0.bit._BGR14\r
+#define BGR0_BGR15 _bgr0.bit._BGR15\r
+#define BGR0_BGR _bgr0.bitc._BGR\r
+__IO_EXTERN __io BGRL0STR _bgrl0;  \r
+#define BGRL0 _bgrl0.byte\r
+#define BGRL0_BGR0 _bgrl0.bit._BGR0\r
+#define BGRL0_BGR1 _bgrl0.bit._BGR1\r
+#define BGRL0_BGR2 _bgrl0.bit._BGR2\r
+#define BGRL0_BGR3 _bgrl0.bit._BGR3\r
+#define BGRL0_BGR4 _bgrl0.bit._BGR4\r
+#define BGRL0_BGR5 _bgrl0.bit._BGR5\r
+#define BGRL0_BGR6 _bgrl0.bit._BGR6\r
+#define BGRL0_BGR7 _bgrl0.bit._BGR7\r
+__IO_EXTERN __io BGRH0STR _bgrh0;  \r
+#define BGRH0 _bgrh0.byte\r
+#define BGRH0_BGR8 _bgrh0.bit._BGR8\r
+#define BGRH0_BGR9 _bgrh0.bit._BGR9\r
+#define BGRH0_BGR10 _bgrh0.bit._BGR10\r
+#define BGRH0_BGR11 _bgrh0.bit._BGR11\r
+#define BGRH0_BGR12 _bgrh0.bit._BGR12\r
+#define BGRH0_BGR13 _bgrh0.bit._BGR13\r
+#define BGRH0_BGR14 _bgrh0.bit._BGR14\r
+#define BGRH0_BGR15 _bgrh0.bit._BGR15\r
+__IO_EXTERN __io ESIR0STR _esir0;  \r
+#define ESIR0 _esir0.byte\r
+#define ESIR0_AICD _esir0.bit._AICD\r
+#define ESIR0_RBI _esir0.bit._RBI\r
+#define ESIR0_RDRF _esir0.bit._RDRF\r
+#define ESIR0_TDRE _esir0.bit._TDRE\r
+__IO_EXTERN __io SMR1STR _smr1;  \r
+#define SMR1 _smr1.byte\r
+#define SMR1_SOE _smr1.bit._SOE\r
+#define SMR1_SCKE _smr1.bit._SCKE\r
+#define SMR1_UPCL _smr1.bit._UPCL\r
+#define SMR1_REST _smr1.bit._REST\r
+#define SMR1_EXT _smr1.bit._EXT\r
+#define SMR1_OTO _smr1.bit._OTO\r
+#define SMR1_MD0 _smr1.bit._MD0\r
+#define SMR1_MD1 _smr1.bit._MD1\r
+#define SMR1_MD _smr1.bitc._MD\r
+__IO_EXTERN __io SCR1STR _scr1;  \r
+#define SCR1 _scr1.byte\r
+#define SCR1_TXE _scr1.bit._TXE\r
+#define SCR1_RXE _scr1.bit._RXE\r
+#define SCR1_CRE _scr1.bit._CRE\r
+#define SCR1_AD _scr1.bit._AD\r
+#define SCR1_CL _scr1.bit._CL\r
+#define SCR1_SBL _scr1.bit._SBL\r
+#define SCR1_P _scr1.bit._P\r
+#define SCR1_PEN _scr1.bit._PEN\r
+__IO_EXTERN __io IO_BYTE _tdr1;\r
+#define TDR1 _tdr1   \r
+__IO_EXTERN __io IO_BYTE _rdr1;\r
+#define RDR1 _rdr1   \r
+__IO_EXTERN __io SSR1STR _ssr1;  \r
+#define SSR1 _ssr1.byte\r
+#define SSR1_TIE _ssr1.bit._TIE\r
+#define SSR1_RIE _ssr1.bit._RIE\r
+#define SSR1_BDS _ssr1.bit._BDS\r
+#define SSR1_TDRE _ssr1.bit._TDRE\r
+#define SSR1_RDRF _ssr1.bit._RDRF\r
+#define SSR1_FRE _ssr1.bit._FRE\r
+#define SSR1_ORE _ssr1.bit._ORE\r
+#define SSR1_PE _ssr1.bit._PE\r
+__IO_EXTERN __io ECCR1STR _eccr1;  \r
+#define ECCR1 _eccr1.byte\r
+#define ECCR1_TBI _eccr1.bit._TBI\r
+#define ECCR1_RBI _eccr1.bit._RBI\r
+#define ECCR1_BIE _eccr1.bit._BIE\r
+#define ECCR1_SSM _eccr1.bit._SSM\r
+#define ECCR1_SCDE _eccr1.bit._SCDE\r
+#define ECCR1_MS _eccr1.bit._MS\r
+#define ECCR1_LBR _eccr1.bit._LBR\r
+#define ECCR1_INV _eccr1.bit._INV\r
+__IO_EXTERN __io ESCR1STR _escr1;  \r
+#define ESCR1 _escr1.byte\r
+#define ESCR1_SCES _escr1.bit._SCES\r
+#define ESCR1_CCO _escr1.bit._CCO\r
+#define ESCR1_SIOP _escr1.bit._SIOP\r
+#define ESCR1_SOPE _escr1.bit._SOPE\r
+#define ESCR1_LBL0 _escr1.bit._LBL0\r
+#define ESCR1_LBL1 _escr1.bit._LBL1\r
+#define ESCR1_LBD _escr1.bit._LBD\r
+#define ESCR1_LBIE _escr1.bit._LBIE\r
+#define ESCR1_LBL _escr1.bitc._LBL\r
+__IO_EXTERN __io BGR1STR _bgr1;  \r
+#define BGR1 _bgr1.word\r
+#define BGR1_BGR0 _bgr1.bit._BGR0\r
+#define BGR1_BGR1 _bgr1.bit._BGR1\r
+#define BGR1_BGR2 _bgr1.bit._BGR2\r
+#define BGR1_BGR3 _bgr1.bit._BGR3\r
+#define BGR1_BGR4 _bgr1.bit._BGR4\r
+#define BGR1_BGR5 _bgr1.bit._BGR5\r
+#define BGR1_BGR6 _bgr1.bit._BGR6\r
+#define BGR1_BGR7 _bgr1.bit._BGR7\r
+#define BGR1_BGR8 _bgr1.bit._BGR8\r
+#define BGR1_BGR9 _bgr1.bit._BGR9\r
+#define BGR1_BGR10 _bgr1.bit._BGR10\r
+#define BGR1_BGR11 _bgr1.bit._BGR11\r
+#define BGR1_BGR12 _bgr1.bit._BGR12\r
+#define BGR1_BGR13 _bgr1.bit._BGR13\r
+#define BGR1_BGR14 _bgr1.bit._BGR14\r
+#define BGR1_BGR15 _bgr1.bit._BGR15\r
+#define BGR1_BGR _bgr1.bitc._BGR\r
+__IO_EXTERN __io BGRL1STR _bgrl1;  \r
+#define BGRL1 _bgrl1.byte\r
+#define BGRL1_BGR0 _bgrl1.bit._BGR0\r
+#define BGRL1_BGR1 _bgrl1.bit._BGR1\r
+#define BGRL1_BGR2 _bgrl1.bit._BGR2\r
+#define BGRL1_BGR3 _bgrl1.bit._BGR3\r
+#define BGRL1_BGR4 _bgrl1.bit._BGR4\r
+#define BGRL1_BGR5 _bgrl1.bit._BGR5\r
+#define BGRL1_BGR6 _bgrl1.bit._BGR6\r
+#define BGRL1_BGR7 _bgrl1.bit._BGR7\r
+__IO_EXTERN __io BGRH1STR _bgrh1;  \r
+#define BGRH1 _bgrh1.byte\r
+#define BGRH1_BGR8 _bgrh1.bit._BGR8\r
+#define BGRH1_BGR9 _bgrh1.bit._BGR9\r
+#define BGRH1_BGR10 _bgrh1.bit._BGR10\r
+#define BGRH1_BGR11 _bgrh1.bit._BGR11\r
+#define BGRH1_BGR12 _bgrh1.bit._BGR12\r
+#define BGRH1_BGR13 _bgrh1.bit._BGR13\r
+#define BGRH1_BGR14 _bgrh1.bit._BGR14\r
+#define BGRH1_BGR15 _bgrh1.bit._BGR15\r
+__IO_EXTERN __io ESIR1STR _esir1;  \r
+#define ESIR1 _esir1.byte\r
+#define ESIR1_AICD _esir1.bit._AICD\r
+#define ESIR1_RBI _esir1.bit._RBI\r
+#define ESIR1_RDRF _esir1.bit._RDRF\r
+#define ESIR1_TDRE _esir1.bit._TDRE\r
+__IO_EXTERN __io SMR2STR _smr2;  \r
+#define SMR2 _smr2.byte\r
+#define SMR2_SOE _smr2.bit._SOE\r
+#define SMR2_SCKE _smr2.bit._SCKE\r
+#define SMR2_UPCL _smr2.bit._UPCL\r
+#define SMR2_REST _smr2.bit._REST\r
+#define SMR2_EXT _smr2.bit._EXT\r
+#define SMR2_OTO _smr2.bit._OTO\r
+#define SMR2_MD0 _smr2.bit._MD0\r
+#define SMR2_MD1 _smr2.bit._MD1\r
+#define SMR2_MD _smr2.bitc._MD\r
+__IO_EXTERN __io SCR2STR _scr2;  \r
+#define SCR2 _scr2.byte\r
+#define SCR2_TXE _scr2.bit._TXE\r
+#define SCR2_RXE _scr2.bit._RXE\r
+#define SCR2_CRE _scr2.bit._CRE\r
+#define SCR2_AD _scr2.bit._AD\r
+#define SCR2_CL _scr2.bit._CL\r
+#define SCR2_SBL _scr2.bit._SBL\r
+#define SCR2_P _scr2.bit._P\r
+#define SCR2_PEN _scr2.bit._PEN\r
+__IO_EXTERN __io IO_BYTE _tdr2;\r
+#define TDR2 _tdr2   \r
+__IO_EXTERN __io IO_BYTE _rdr2;\r
+#define RDR2 _rdr2   \r
+__IO_EXTERN __io SSR2STR _ssr2;  \r
+#define SSR2 _ssr2.byte\r
+#define SSR2_TIE _ssr2.bit._TIE\r
+#define SSR2_RIE _ssr2.bit._RIE\r
+#define SSR2_BDS _ssr2.bit._BDS\r
+#define SSR2_TDRE _ssr2.bit._TDRE\r
+#define SSR2_RDRF _ssr2.bit._RDRF\r
+#define SSR2_FRE _ssr2.bit._FRE\r
+#define SSR2_ORE _ssr2.bit._ORE\r
+#define SSR2_PE _ssr2.bit._PE\r
+__IO_EXTERN __io ECCR2STR _eccr2;  \r
+#define ECCR2 _eccr2.byte\r
+#define ECCR2_TBI _eccr2.bit._TBI\r
+#define ECCR2_RBI _eccr2.bit._RBI\r
+#define ECCR2_BIE _eccr2.bit._BIE\r
+#define ECCR2_SSM _eccr2.bit._SSM\r
+#define ECCR2_SCDE _eccr2.bit._SCDE\r
+#define ECCR2_MS _eccr2.bit._MS\r
+#define ECCR2_LBR _eccr2.bit._LBR\r
+#define ECCR2_INV _eccr2.bit._INV\r
+__IO_EXTERN __io ESCR2STR _escr2;  \r
+#define ESCR2 _escr2.byte\r
+#define ESCR2_SCES _escr2.bit._SCES\r
+#define ESCR2_CCO _escr2.bit._CCO\r
+#define ESCR2_SIOP _escr2.bit._SIOP\r
+#define ESCR2_SOPE _escr2.bit._SOPE\r
+#define ESCR2_LBL0 _escr2.bit._LBL0\r
+#define ESCR2_LBL1 _escr2.bit._LBL1\r
+#define ESCR2_LBD _escr2.bit._LBD\r
+#define ESCR2_LBIE _escr2.bit._LBIE\r
+#define ESCR2_LBL _escr2.bitc._LBL\r
+__IO_EXTERN __io BGR2STR _bgr2;  \r
+#define BGR2 _bgr2.word\r
+#define BGR2_BGR0 _bgr2.bit._BGR0\r
+#define BGR2_BGR1 _bgr2.bit._BGR1\r
+#define BGR2_BGR2 _bgr2.bit._BGR2\r
+#define BGR2_BGR3 _bgr2.bit._BGR3\r
+#define BGR2_BGR4 _bgr2.bit._BGR4\r
+#define BGR2_BGR5 _bgr2.bit._BGR5\r
+#define BGR2_BGR6 _bgr2.bit._BGR6\r
+#define BGR2_BGR7 _bgr2.bit._BGR7\r
+#define BGR2_BGR8 _bgr2.bit._BGR8\r
+#define BGR2_BGR9 _bgr2.bit._BGR9\r
+#define BGR2_BGR10 _bgr2.bit._BGR10\r
+#define BGR2_BGR11 _bgr2.bit._BGR11\r
+#define BGR2_BGR12 _bgr2.bit._BGR12\r
+#define BGR2_BGR13 _bgr2.bit._BGR13\r
+#define BGR2_BGR14 _bgr2.bit._BGR14\r
+#define BGR2_BGR15 _bgr2.bit._BGR15\r
+#define BGR2_BGR _bgr2.bitc._BGR\r
+__IO_EXTERN __io BGRL2STR _bgrl2;  \r
+#define BGRL2 _bgrl2.byte\r
+#define BGRL2_BGR0 _bgrl2.bit._BGR0\r
+#define BGRL2_BGR1 _bgrl2.bit._BGR1\r
+#define BGRL2_BGR2 _bgrl2.bit._BGR2\r
+#define BGRL2_BGR3 _bgrl2.bit._BGR3\r
+#define BGRL2_BGR4 _bgrl2.bit._BGR4\r
+#define BGRL2_BGR5 _bgrl2.bit._BGR5\r
+#define BGRL2_BGR6 _bgrl2.bit._BGR6\r
+#define BGRL2_BGR7 _bgrl2.bit._BGR7\r
+__IO_EXTERN __io BGRH2STR _bgrh2;  \r
+#define BGRH2 _bgrh2.byte\r
+#define BGRH2_BGR8 _bgrh2.bit._BGR8\r
+#define BGRH2_BGR9 _bgrh2.bit._BGR9\r
+#define BGRH2_BGR10 _bgrh2.bit._BGR10\r
+#define BGRH2_BGR11 _bgrh2.bit._BGR11\r
+#define BGRH2_BGR12 _bgrh2.bit._BGR12\r
+#define BGRH2_BGR13 _bgrh2.bit._BGR13\r
+#define BGRH2_BGR14 _bgrh2.bit._BGR14\r
+#define BGRH2_BGR15 _bgrh2.bit._BGR15\r
+__IO_EXTERN __io ESIR2STR _esir2;  \r
+#define ESIR2 _esir2.byte\r
+#define ESIR2_AICD _esir2.bit._AICD\r
+#define ESIR2_RBI _esir2.bit._RBI\r
+#define ESIR2_RDRF _esir2.bit._RDRF\r
+#define ESIR2_TDRE _esir2.bit._TDRE\r
+__IO_EXTERN __io SMR3STR _smr3;  \r
+#define SMR3 _smr3.byte\r
+#define SMR3_SOE _smr3.bit._SOE\r
+#define SMR3_SCKE _smr3.bit._SCKE\r
+#define SMR3_UPCL _smr3.bit._UPCL\r
+#define SMR3_REST _smr3.bit._REST\r
+#define SMR3_EXT _smr3.bit._EXT\r
+#define SMR3_OTO _smr3.bit._OTO\r
+#define SMR3_MD0 _smr3.bit._MD0\r
+#define SMR3_MD1 _smr3.bit._MD1\r
+#define SMR3_MD _smr3.bitc._MD\r
+__IO_EXTERN __io SCR3STR _scr3;  \r
+#define SCR3 _scr3.byte\r
+#define SCR3_TXE _scr3.bit._TXE\r
+#define SCR3_RXE _scr3.bit._RXE\r
+#define SCR3_CRE _scr3.bit._CRE\r
+#define SCR3_AD _scr3.bit._AD\r
+#define SCR3_CL _scr3.bit._CL\r
+#define SCR3_SBL _scr3.bit._SBL\r
+#define SCR3_P _scr3.bit._P\r
+#define SCR3_PEN _scr3.bit._PEN\r
+__IO_EXTERN __io IO_BYTE _tdr3;\r
+#define TDR3 _tdr3   \r
+__IO_EXTERN __io IO_BYTE _rdr3;\r
+#define RDR3 _rdr3   \r
+__IO_EXTERN __io SSR3STR _ssr3;  \r
+#define SSR3 _ssr3.byte\r
+#define SSR3_TIE _ssr3.bit._TIE\r
+#define SSR3_RIE _ssr3.bit._RIE\r
+#define SSR3_BDS _ssr3.bit._BDS\r
+#define SSR3_TDRE _ssr3.bit._TDRE\r
+#define SSR3_RDRF _ssr3.bit._RDRF\r
+#define SSR3_FRE _ssr3.bit._FRE\r
+#define SSR3_ORE _ssr3.bit._ORE\r
+#define SSR3_PE _ssr3.bit._PE\r
+__IO_EXTERN __io ECCR3STR _eccr3;  \r
+#define ECCR3 _eccr3.byte\r
+#define ECCR3_TBI _eccr3.bit._TBI\r
+#define ECCR3_RBI _eccr3.bit._RBI\r
+#define ECCR3_BIE _eccr3.bit._BIE\r
+#define ECCR3_SSM _eccr3.bit._SSM\r
+#define ECCR3_SCDE _eccr3.bit._SCDE\r
+#define ECCR3_MS _eccr3.bit._MS\r
+#define ECCR3_LBR _eccr3.bit._LBR\r
+#define ECCR3_INV _eccr3.bit._INV\r
+__IO_EXTERN __io ESCR3STR _escr3;  \r
+#define ESCR3 _escr3.byte\r
+#define ESCR3_SCES _escr3.bit._SCES\r
+#define ESCR3_CCO _escr3.bit._CCO\r
+#define ESCR3_SIOP _escr3.bit._SIOP\r
+#define ESCR3_SOPE _escr3.bit._SOPE\r
+#define ESCR3_LBL0 _escr3.bit._LBL0\r
+#define ESCR3_LBL1 _escr3.bit._LBL1\r
+#define ESCR3_LBD _escr3.bit._LBD\r
+#define ESCR3_LBIE _escr3.bit._LBIE\r
+#define ESCR3_LBL _escr3.bitc._LBL\r
+__IO_EXTERN __io BGR3STR _bgr3;  \r
+#define BGR3 _bgr3.word\r
+#define BGR3_BGR0 _bgr3.bit._BGR0\r
+#define BGR3_BGR1 _bgr3.bit._BGR1\r
+#define BGR3_BGR2 _bgr3.bit._BGR2\r
+#define BGR3_BGR3 _bgr3.bit._BGR3\r
+#define BGR3_BGR4 _bgr3.bit._BGR4\r
+#define BGR3_BGR5 _bgr3.bit._BGR5\r
+#define BGR3_BGR6 _bgr3.bit._BGR6\r
+#define BGR3_BGR7 _bgr3.bit._BGR7\r
+#define BGR3_BGR8 _bgr3.bit._BGR8\r
+#define BGR3_BGR9 _bgr3.bit._BGR9\r
+#define BGR3_BGR10 _bgr3.bit._BGR10\r
+#define BGR3_BGR11 _bgr3.bit._BGR11\r
+#define BGR3_BGR12 _bgr3.bit._BGR12\r
+#define BGR3_BGR13 _bgr3.bit._BGR13\r
+#define BGR3_BGR14 _bgr3.bit._BGR14\r
+#define BGR3_BGR15 _bgr3.bit._BGR15\r
+#define BGR3_BGR _bgr3.bitc._BGR\r
+__IO_EXTERN __io BGRL3STR _bgrl3;  \r
+#define BGRL3 _bgrl3.byte\r
+#define BGRL3_BGR0 _bgrl3.bit._BGR0\r
+#define BGRL3_BGR1 _bgrl3.bit._BGR1\r
+#define BGRL3_BGR2 _bgrl3.bit._BGR2\r
+#define BGRL3_BGR3 _bgrl3.bit._BGR3\r
+#define BGRL3_BGR4 _bgrl3.bit._BGR4\r
+#define BGRL3_BGR5 _bgrl3.bit._BGR5\r
+#define BGRL3_BGR6 _bgrl3.bit._BGR6\r
+#define BGRL3_BGR7 _bgrl3.bit._BGR7\r
+__IO_EXTERN __io BGRH3STR _bgrh3;  \r
+#define BGRH3 _bgrh3.byte\r
+#define BGRH3_BGR8 _bgrh3.bit._BGR8\r
+#define BGRH3_BGR9 _bgrh3.bit._BGR9\r
+#define BGRH3_BGR10 _bgrh3.bit._BGR10\r
+#define BGRH3_BGR11 _bgrh3.bit._BGR11\r
+#define BGRH3_BGR12 _bgrh3.bit._BGR12\r
+#define BGRH3_BGR13 _bgrh3.bit._BGR13\r
+#define BGRH3_BGR14 _bgrh3.bit._BGR14\r
+#define BGRH3_BGR15 _bgrh3.bit._BGR15\r
+__IO_EXTERN __io ESIR3STR _esir3;  \r
+#define ESIR3 _esir3.byte\r
+#define ESIR3_AICD _esir3.bit._AICD\r
+#define ESIR3_RBI _esir3.bit._RBI\r
+#define ESIR3_RDRF _esir3.bit._RDRF\r
+#define ESIR3_TDRE _esir3.bit._TDRE\r
+__IO_EXTENDED IO_BYTE _bapl0;\r
+#define BAPL0 _bapl0   \r
+__IO_EXTENDED IO_BYTE _bapm0;\r
+#define BAPM0 _bapm0   \r
+__IO_EXTENDED IO_BYTE _baph0;\r
+#define BAPH0 _baph0   \r
+__IO_EXTENDED DMACS0STR _dmacs0;  \r
+#define DMACS0 _dmacs0.byte\r
+#define DMACS0_SE _dmacs0.bit._SE\r
+#define DMACS0_DIR _dmacs0.bit._DIR\r
+#define DMACS0_BF _dmacs0.bit._BF\r
+#define DMACS0_BW _dmacs0.bit._BW\r
+#define DMACS0_IF _dmacs0.bit._IF\r
+#define DMACS0_BPD _dmacs0.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa0;\r
+#define IOA0 _ioa0   \r
+__IO_EXTENDED IO_BYTE _ioal0;\r
+#define IOAL0 _ioal0   \r
+__IO_EXTENDED IO_BYTE _ioah0;\r
+#define IOAH0 _ioah0   \r
+__IO_EXTENDED IO_WORD _dct0;\r
+#define DCT0 _dct0   \r
+__IO_EXTENDED IO_BYTE _dctl0;\r
+#define DCTL0 _dctl0   \r
+__IO_EXTENDED IO_BYTE _dcth0;\r
+#define DCTH0 _dcth0   \r
+__IO_EXTENDED IO_BYTE _bapl1;\r
+#define BAPL1 _bapl1   \r
+__IO_EXTENDED IO_BYTE _bapm1;\r
+#define BAPM1 _bapm1   \r
+__IO_EXTENDED IO_BYTE _baph1;\r
+#define BAPH1 _baph1   \r
+__IO_EXTENDED DMACS1STR _dmacs1;  \r
+#define DMACS1 _dmacs1.byte\r
+#define DMACS1_SE _dmacs1.bit._SE\r
+#define DMACS1_DIR _dmacs1.bit._DIR\r
+#define DMACS1_BF _dmacs1.bit._BF\r
+#define DMACS1_BW _dmacs1.bit._BW\r
+#define DMACS1_IF _dmacs1.bit._IF\r
+#define DMACS1_BPD _dmacs1.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa1;\r
+#define IOA1 _ioa1   \r
+__IO_EXTENDED IO_BYTE _ioal1;\r
+#define IOAL1 _ioal1   \r
+__IO_EXTENDED IO_BYTE _ioah1;\r
+#define IOAH1 _ioah1   \r
+__IO_EXTENDED IO_WORD _dct1;\r
+#define DCT1 _dct1   \r
+__IO_EXTENDED IO_BYTE _dctl1;\r
+#define DCTL1 _dctl1   \r
+__IO_EXTENDED IO_BYTE _dcth1;\r
+#define DCTH1 _dcth1   \r
+__IO_EXTENDED IO_BYTE _bapl2;\r
+#define BAPL2 _bapl2   \r
+__IO_EXTENDED IO_BYTE _bapm2;\r
+#define BAPM2 _bapm2   \r
+__IO_EXTENDED IO_BYTE _baph2;\r
+#define BAPH2 _baph2   \r
+__IO_EXTENDED DMACS2STR _dmacs2;  \r
+#define DMACS2 _dmacs2.byte\r
+#define DMACS2_SE _dmacs2.bit._SE\r
+#define DMACS2_DIR _dmacs2.bit._DIR\r
+#define DMACS2_BF _dmacs2.bit._BF\r
+#define DMACS2_BW _dmacs2.bit._BW\r
+#define DMACS2_IF _dmacs2.bit._IF\r
+#define DMACS2_BPD _dmacs2.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa2;\r
+#define IOA2 _ioa2   \r
+__IO_EXTENDED IO_BYTE _ioal2;\r
+#define IOAL2 _ioal2   \r
+__IO_EXTENDED IO_BYTE _ioah2;\r
+#define IOAH2 _ioah2   \r
+__IO_EXTENDED IO_WORD _dct2;\r
+#define DCT2 _dct2   \r
+__IO_EXTENDED IO_BYTE _dctl2;\r
+#define DCTL2 _dctl2   \r
+__IO_EXTENDED IO_BYTE _dcth2;\r
+#define DCTH2 _dcth2   \r
+__IO_EXTENDED IO_BYTE _bapl3;\r
+#define BAPL3 _bapl3   \r
+__IO_EXTENDED IO_BYTE _bapm3;\r
+#define BAPM3 _bapm3   \r
+__IO_EXTENDED IO_BYTE _baph3;\r
+#define BAPH3 _baph3   \r
+__IO_EXTENDED DMACS3STR _dmacs3;  \r
+#define DMACS3 _dmacs3.byte\r
+#define DMACS3_SE _dmacs3.bit._SE\r
+#define DMACS3_DIR _dmacs3.bit._DIR\r
+#define DMACS3_BF _dmacs3.bit._BF\r
+#define DMACS3_BW _dmacs3.bit._BW\r
+#define DMACS3_IF _dmacs3.bit._IF\r
+#define DMACS3_BPD _dmacs3.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa3;\r
+#define IOA3 _ioa3   \r
+__IO_EXTENDED IO_BYTE _ioal3;\r
+#define IOAL3 _ioal3   \r
+__IO_EXTENDED IO_BYTE _ioah3;\r
+#define IOAH3 _ioah3   \r
+__IO_EXTENDED IO_WORD _dct3;\r
+#define DCT3 _dct3   \r
+__IO_EXTENDED IO_BYTE _dctl3;\r
+#define DCTL3 _dctl3   \r
+__IO_EXTENDED IO_BYTE _dcth3;\r
+#define DCTH3 _dcth3   \r
+__IO_EXTENDED IO_BYTE _bapl4;\r
+#define BAPL4 _bapl4   \r
+__IO_EXTENDED IO_BYTE _bapm4;\r
+#define BAPM4 _bapm4   \r
+__IO_EXTENDED IO_BYTE _baph4;\r
+#define BAPH4 _baph4   \r
+__IO_EXTENDED DMACS4STR _dmacs4;  \r
+#define DMACS4 _dmacs4.byte\r
+#define DMACS4_SE _dmacs4.bit._SE\r
+#define DMACS4_DIR _dmacs4.bit._DIR\r
+#define DMACS4_BF _dmacs4.bit._BF\r
+#define DMACS4_BW _dmacs4.bit._BW\r
+#define DMACS4_IF _dmacs4.bit._IF\r
+#define DMACS4_BPD _dmacs4.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa4;\r
+#define IOA4 _ioa4   \r
+__IO_EXTENDED IO_BYTE _ioal4;\r
+#define IOAL4 _ioal4   \r
+__IO_EXTENDED IO_BYTE _ioah4;\r
+#define IOAH4 _ioah4   \r
+__IO_EXTENDED IO_WORD _dct4;\r
+#define DCT4 _dct4   \r
+__IO_EXTENDED IO_BYTE _dctl4;\r
+#define DCTL4 _dctl4   \r
+__IO_EXTENDED IO_BYTE _dcth4;\r
+#define DCTH4 _dcth4   \r
+__IO_EXTENDED IO_BYTE _bapl5;\r
+#define BAPL5 _bapl5   \r
+__IO_EXTENDED IO_BYTE _bapm5;\r
+#define BAPM5 _bapm5   \r
+__IO_EXTENDED IO_BYTE _baph5;\r
+#define BAPH5 _baph5   \r
+__IO_EXTENDED DMACS5STR _dmacs5;  \r
+#define DMACS5 _dmacs5.byte\r
+#define DMACS5_SE _dmacs5.bit._SE\r
+#define DMACS5_DIR _dmacs5.bit._DIR\r
+#define DMACS5_BF _dmacs5.bit._BF\r
+#define DMACS5_BW _dmacs5.bit._BW\r
+#define DMACS5_IF _dmacs5.bit._IF\r
+#define DMACS5_BPD _dmacs5.bit._BPD\r
+__IO_EXTENDED IO_WORD _ioa5;\r
+#define IOA5 _ioa5   \r
+__IO_EXTENDED IO_BYTE _ioal5;\r
+#define IOAL5 _ioal5   \r
+__IO_EXTENDED IO_BYTE _ioah5;\r
+#define IOAH5 _ioah5   \r
+__IO_EXTENDED IO_WORD _dct5;\r
+#define DCT5 _dct5   \r
+__IO_EXTENDED IO_BYTE _dctl5;\r
+#define DCTL5 _dctl5   \r
+__IO_EXTENDED IO_BYTE _dcth5;\r
+#define DCTH5 _dcth5   \r
+__IO_EXTENDED IO_BYTE _disel0;\r
+#define DISEL0 _disel0   \r
+__IO_EXTENDED IO_BYTE _disel1;\r
+#define DISEL1 _disel1   \r
+__IO_EXTENDED IO_BYTE _disel2;\r
+#define DISEL2 _disel2   \r
+__IO_EXTENDED IO_BYTE _disel3;\r
+#define DISEL3 _disel3   \r
+__IO_EXTENDED IO_BYTE _disel4;\r
+#define DISEL4 _disel4   \r
+__IO_EXTENDED IO_BYTE _disel5;\r
+#define DISEL5 _disel5   \r
+__IO_EXTENDED DSRSTR _dsr;  \r
+#define DSR _dsr.word\r
+#define DSR_DTE0 _dsr.bit._DTE0\r
+#define DSR_DTE1 _dsr.bit._DTE1\r
+#define DSR_DTE2 _dsr.bit._DTE2\r
+#define DSR_DTE3 _dsr.bit._DTE3\r
+#define DSR_DTE4 _dsr.bit._DTE4\r
+#define DSR_DTE5 _dsr.bit._DTE5\r
+__IO_EXTENDED DSRLSTR _dsrl;  \r
+#define DSRL _dsrl.byte\r
+#define DSRL_DTE0 _dsrl.bit._DTE0\r
+#define DSRL_DTE1 _dsrl.bit._DTE1\r
+#define DSRL_DTE2 _dsrl.bit._DTE2\r
+#define DSRL_DTE3 _dsrl.bit._DTE3\r
+#define DSRL_DTE4 _dsrl.bit._DTE4\r
+#define DSRL_DTE5 _dsrl.bit._DTE5\r
+__IO_EXTENDED IO_BYTE _dsrh;\r
+#define DSRH _dsrh   \r
+__IO_EXTENDED DSSRSTR _dssr;  \r
+#define DSSR _dssr.word\r
+#define DSSR_STP0 _dssr.bit._STP0\r
+#define DSSR_STP1 _dssr.bit._STP1\r
+#define DSSR_STP2 _dssr.bit._STP2\r
+#define DSSR_STP3 _dssr.bit._STP3\r
+#define DSSR_STP4 _dssr.bit._STP4\r
+#define DSSR_STP5 _dssr.bit._STP5\r
+__IO_EXTENDED DSSRLSTR _dssrl;  \r
+#define DSSRL _dssrl.byte\r
+#define DSSRL_STP0 _dssrl.bit._STP0\r
+#define DSSRL_STP1 _dssrl.bit._STP1\r
+#define DSSRL_STP2 _dssrl.bit._STP2\r
+#define DSSRL_STP3 _dssrl.bit._STP3\r
+#define DSSRL_STP4 _dssrl.bit._STP4\r
+#define DSSRL_STP5 _dssrl.bit._STP5\r
+__IO_EXTENDED IO_BYTE _dssrh;\r
+#define DSSRH _dssrh   \r
+__IO_EXTENDED DERSTR _der;  \r
+#define DER _der.word\r
+#define DER_EN0 _der.bit._EN0\r
+#define DER_EN1 _der.bit._EN1\r
+#define DER_EN2 _der.bit._EN2\r
+#define DER_EN3 _der.bit._EN3\r
+#define DER_EN4 _der.bit._EN4\r
+#define DER_EN5 _der.bit._EN5\r
+__IO_EXTENDED DERLSTR _derl;  \r
+#define DERL _derl.byte\r
+#define DERL_EN0 _derl.bit._EN0\r
+#define DERL_EN1 _derl.bit._EN1\r
+#define DERL_EN2 _derl.bit._EN2\r
+#define DERL_EN3 _derl.bit._EN3\r
+#define DERL_EN4 _derl.bit._EN4\r
+#define DERL_EN5 _derl.bit._EN5\r
+__IO_EXTENDED IO_BYTE _derh;\r
+#define DERH _derh   \r
+__IO_EXTENDED ICRSTR _icr;  \r
+#define ICR _icr.word\r
+#define ICR_IL0 _icr.bit._IL0\r
+#define ICR_IL1 _icr.bit._IL1\r
+#define ICR_IL2 _icr.bit._IL2\r
+#define ICR_IX0 _icr.bit._IX0\r
+#define ICR_IX1 _icr.bit._IX1\r
+#define ICR_IX2 _icr.bit._IX2\r
+#define ICR_IX3 _icr.bit._IX3\r
+#define ICR_IX4 _icr.bit._IX4\r
+#define ICR_IX5 _icr.bit._IX5\r
+#define ICR_IX6 _icr.bit._IX6\r
+#define ICR_IX7 _icr.bit._IX7\r
+#define ICR_IL _icr.bitc._IL\r
+#define ICR_IX _icr.bitc._IX\r
+__IO_EXTENDED ILRSTR _ilr;  \r
+#define ILR _ilr.byte\r
+#define ILR_IL0 _ilr.bit._IL0\r
+#define ILR_IL1 _ilr.bit._IL1\r
+#define ILR_IL2 _ilr.bit._IL2\r
+#define ILR_IL _ilr.bitc._IL\r
+__IO_EXTENDED IDXSTR _idx;  \r
+#define IDX _idx.byte\r
+#define IDX_IX0 _idx.bit._IX0\r
+#define IDX_IX1 _idx.bit._IX1\r
+#define IDX_IX2 _idx.bit._IX2\r
+#define IDX_IX3 _idx.bit._IX3\r
+#define IDX_IX4 _idx.bit._IX4\r
+#define IDX_IX5 _idx.bit._IX5\r
+#define IDX_IX6 _idx.bit._IX6\r
+#define IDX_IX7 _idx.bit._IX7\r
+#define IDX_IX _idx.bitc._IX\r
+__IO_EXTENDED TBRSTR _tbr;  \r
+#define TBR _tbr.word\r
+#define TBR_TB10 _tbr.bit._TB10\r
+#define TBR_TB11 _tbr.bit._TB11\r
+#define TBR_TB12 _tbr.bit._TB12\r
+#define TBR_TB13 _tbr.bit._TB13\r
+#define TBR_TB14 _tbr.bit._TB14\r
+#define TBR_TB15 _tbr.bit._TB15\r
+#define TBR_TB16 _tbr.bit._TB16\r
+#define TBR_TB17 _tbr.bit._TB17\r
+#define TBR_TB18 _tbr.bit._TB18\r
+#define TBR_TB19 _tbr.bit._TB19\r
+#define TBR_TB20 _tbr.bit._TB20\r
+#define TBR_TB21 _tbr.bit._TB21\r
+#define TBR_TB22 _tbr.bit._TB22\r
+#define TBR_TB23 _tbr.bit._TB23\r
+__IO_EXTENDED TBRLSTR _tbrl;  \r
+#define TBRL _tbrl.byte\r
+#define TBRL_TB10 _tbrl.bit._TB10\r
+#define TBRL_TB11 _tbrl.bit._TB11\r
+#define TBRL_TB12 _tbrl.bit._TB12\r
+#define TBRL_TB13 _tbrl.bit._TB13\r
+#define TBRL_TB14 _tbrl.bit._TB14\r
+#define TBRL_TB15 _tbrl.bit._TB15\r
+__IO_EXTENDED TBRHSTR _tbrh;  \r
+#define TBRH _tbrh.byte\r
+#define TBRH_TB16 _tbrh.bit._TB16\r
+#define TBRH_TB17 _tbrh.bit._TB17\r
+#define TBRH_TB18 _tbrh.bit._TB18\r
+#define TBRH_TB19 _tbrh.bit._TB19\r
+#define TBRH_TB20 _tbrh.bit._TB20\r
+#define TBRH_TB21 _tbrh.bit._TB21\r
+#define TBRH_TB22 _tbrh.bit._TB22\r
+#define TBRH_TB23 _tbrh.bit._TB23\r
+__IO_EXTENDED DIRRSTR _dirr;  \r
+#define DIRR _dirr.byte\r
+#define DIRR_R0 _dirr.bit._R0\r
+__IO_EXTENDED NMISTR _nmi;  \r
+#define NMI _nmi.byte\r
+#define NMI_FLAG _nmi.bit._FLAG\r
+#define NMI_EN _nmi.bit._EN\r
+#define NMI_LEV _nmi.bit._LEV\r
+#define NMI_INT9FIX _nmi.bit._INT9FIX\r
+__IO_EXTENDED EDSU2STR _edsu2;  \r
+#define EDSU2 _edsu2.word\r
+#define EDSU2_RSEL0 _edsu2.bit._RSEL0\r
+#define EDSU2_RSEL1 _edsu2.bit._RSEL1\r
+#define EDSU2_RSEL2 _edsu2.bit._RSEL2\r
+#define EDSU2_RSEL3 _edsu2.bit._RSEL3\r
+#define EDSU2_RSEL4 _edsu2.bit._RSEL4\r
+#define EDSU2_RSEL5 _edsu2.bit._RSEL5\r
+#define EDSU2_RSEL6 _edsu2.bit._RSEL6\r
+#define EDSU2_RSEL7 _edsu2.bit._RSEL7\r
+#define EDSU2_TSEL0 _edsu2.bit._TSEL0\r
+#define EDSU2_TSEL1 _edsu2.bit._TSEL1\r
+#define EDSU2_TSEL2 _edsu2.bit._TSEL2\r
+#define EDSU2_TSEL3 _edsu2.bit._TSEL3\r
+#define EDSU2_TSEL4 _edsu2.bit._TSEL4\r
+#define EDSU2_TSEL5 _edsu2.bit._TSEL5\r
+#define EDSU2_TSEL6 _edsu2.bit._TSEL6\r
+#define EDSU2_TSEL7 _edsu2.bit._TSEL7\r
+#define EDSU2_RSEL _edsu2.bitc._RSEL\r
+#define EDSU2_TSEL _edsu2.bitc._TSEL\r
+__IO_EXTENDED ROMMSTR _romm;  \r
+#define ROMM _romm.byte\r
+#define ROMM_MI _romm.bit._MI\r
+#define ROMM_SZ0 _romm.bit._SZ0\r
+#define ROMM_SZ1 _romm.bit._SZ1\r
+#define ROMM_BS0 _romm.bit._BS0\r
+#define ROMM_BS1 _romm.bit._BS1\r
+#define ROMM_BS2 _romm.bit._BS2\r
+#define ROMM_BS3 _romm.bit._BS3\r
+__IO_EXTENDED EDSUSTR _edsu;  \r
+#define EDSU _edsu.byte\r
+#define EDSU_RINT _edsu.bit._RINT\r
+#define EDSU_RIE _edsu.bit._RIE\r
+#define EDSU_SEL0 _edsu.bit._SEL0\r
+#define EDSU_SEL1 _edsu.bit._SEL1\r
+#define EDSU_TINT _edsu.bit._TINT\r
+#define EDSU_TIE _edsu.bit._TIE\r
+#define EDSU_EN _edsu.bit._EN\r
+#define EDSU_SEL _edsu.bitc._SEL\r
+__IO_EXTENDED PFCS0STR _pfcs0;  \r
+#define PFCS0 _pfcs0.word\r
+#define PFCS0_I0 _pfcs0.bit._I0\r
+#define PFCS0_I1 _pfcs0.bit._I1\r
+#define PFCS0_IE0 _pfcs0.bit._IE0\r
+#define PFCS0_IE1 _pfcs0.bit._IE1\r
+#define PFCS0_PE0 _pfcs0.bit._PE0\r
+#define PFCS0_PE1 _pfcs0.bit._PE1\r
+#define PFCS0_AR _pfcs0.bit._AR\r
+#define PFCS0_AM _pfcs0.bit._AM\r
+#define PFCS0_DMA _pfcs0.bit._DMA\r
+#define PFCS0_CPU _pfcs0.bit._CPU\r
+#define PFCS0_DATA _pfcs0.bit._DATA\r
+#define PFCS0_CODE _pfcs0.bit._CODE\r
+#define PFCS0_WORD _pfcs0.bit._WORD\r
+#define PFCS0_BYTE _pfcs0.bit._BYTE\r
+#define PFCS0_WRITE _pfcs0.bit._WRITE\r
+#define PFCS0_READ _pfcs0.bit._READ\r
+__IO_EXTENDED PFCS1STR _pfcs1;  \r
+#define PFCS1 _pfcs1.word\r
+#define PFCS1_I0 _pfcs1.bit._I0\r
+#define PFCS1_I1 _pfcs1.bit._I1\r
+#define PFCS1_IE0 _pfcs1.bit._IE0\r
+#define PFCS1_IE1 _pfcs1.bit._IE1\r
+#define PFCS1_PE0 _pfcs1.bit._PE0\r
+#define PFCS1_PE1 _pfcs1.bit._PE1\r
+#define PFCS1_AR _pfcs1.bit._AR\r
+#define PFCS1_AM _pfcs1.bit._AM\r
+#define PFCS1_DMA _pfcs1.bit._DMA\r
+#define PFCS1_CPU _pfcs1.bit._CPU\r
+#define PFCS1_DATA _pfcs1.bit._DATA\r
+#define PFCS1_CODE _pfcs1.bit._CODE\r
+#define PFCS1_WORD _pfcs1.bit._WORD\r
+#define PFCS1_BYTE _pfcs1.bit._BYTE\r
+#define PFCS1_WRITE _pfcs1.bit._WRITE\r
+#define PFCS1_READ _pfcs1.bit._READ\r
+__IO_EXTENDED PFCS2STR _pfcs2;  \r
+#define PFCS2 _pfcs2.word\r
+#define PFCS2_I0 _pfcs2.bit._I0\r
+#define PFCS2_I1 _pfcs2.bit._I1\r
+#define PFCS2_IE0 _pfcs2.bit._IE0\r
+#define PFCS2_IE1 _pfcs2.bit._IE1\r
+#define PFCS2_PE0 _pfcs2.bit._PE0\r
+#define PFCS2_PE1 _pfcs2.bit._PE1\r
+#define PFCS2_AR _pfcs2.bit._AR\r
+#define PFCS2_AM _pfcs2.bit._AM\r
+#define PFCS2_DMA _pfcs2.bit._DMA\r
+#define PFCS2_CPU _pfcs2.bit._CPU\r
+#define PFCS2_DATA _pfcs2.bit._DATA\r
+#define PFCS2_CODE _pfcs2.bit._CODE\r
+#define PFCS2_WORD _pfcs2.bit._WORD\r
+#define PFCS2_BYTE _pfcs2.bit._BYTE\r
+#define PFCS2_WRITE _pfcs2.bit._WRITE\r
+#define PFCS2_READ _pfcs2.bit._READ\r
+__IO_EXTENDED PFCS3STR _pfcs3;  \r
+#define PFCS3 _pfcs3.word\r
+#define PFCS3_I0 _pfcs3.bit._I0\r
+#define PFCS3_I1 _pfcs3.bit._I1\r
+#define PFCS3_IE0 _pfcs3.bit._IE0\r
+#define PFCS3_IE1 _pfcs3.bit._IE1\r
+#define PFCS3_PE0 _pfcs3.bit._PE0\r
+#define PFCS3_PE1 _pfcs3.bit._PE1\r
+#define PFCS3_AR _pfcs3.bit._AR\r
+#define PFCS3_AM _pfcs3.bit._AM\r
+#define PFCS3_DMA _pfcs3.bit._DMA\r
+#define PFCS3_CPU _pfcs3.bit._CPU\r
+#define PFCS3_DATA _pfcs3.bit._DATA\r
+#define PFCS3_CODE _pfcs3.bit._CODE\r
+#define PFCS3_WORD _pfcs3.bit._WORD\r
+#define PFCS3_BYTE _pfcs3.bit._BYTE\r
+#define PFCS3_WRITE _pfcs3.bit._WRITE\r
+#define PFCS3_READ _pfcs3.bit._READ\r
+__IO_EXTENDED PFAL0STR _pfal0;  \r
+#define PFAL0 _pfal0.byte\r
+#define PFAL0_PFA0 _pfal0.bit._PFA0\r
+#define PFAL0_PFA1 _pfal0.bit._PFA1\r
+#define PFAL0_PFA2 _pfal0.bit._PFA2\r
+#define PFAL0_PFA3 _pfal0.bit._PFA3\r
+#define PFAL0_PFA4 _pfal0.bit._PFA4\r
+#define PFAL0_PFA5 _pfal0.bit._PFA5\r
+#define PFAL0_PFA6 _pfal0.bit._PFA6\r
+#define PFAL0_PFA7 _pfal0.bit._PFA7\r
+__IO_EXTENDED PFAM0STR _pfam0;  \r
+#define PFAM0 _pfam0.byte\r
+#define PFAM0_PFA8 _pfam0.bit._PFA8\r
+#define PFAM0_PFA9 _pfam0.bit._PFA9\r
+#define PFAM0_PFA10 _pfam0.bit._PFA10\r
+#define PFAM0_PFA11 _pfam0.bit._PFA11\r
+#define PFAM0_PFA12 _pfam0.bit._PFA12\r
+#define PFAM0_PFA13 _pfam0.bit._PFA13\r
+#define PFAM0_PFA14 _pfam0.bit._PFA14\r
+#define PFAM0_PFA15 _pfam0.bit._PFA15\r
+__IO_EXTENDED PFAH0STR _pfah0;  \r
+#define PFAH0 _pfah0.byte\r
+#define PFAH0_PFA16 _pfah0.bit._PFA16\r
+#define PFAH0_PFA17 _pfah0.bit._PFA17\r
+#define PFAH0_PFA18 _pfah0.bit._PFA18\r
+#define PFAH0_PFA19 _pfah0.bit._PFA19\r
+#define PFAH0_PFA20 _pfah0.bit._PFA20\r
+#define PFAH0_PFA21 _pfah0.bit._PFA21\r
+#define PFAH0_PFA22 _pfah0.bit._PFA22\r
+#define PFAH0_PFA23 _pfah0.bit._PFA23\r
+__IO_EXTENDED PFAL1STR _pfal1;  \r
+#define PFAL1 _pfal1.byte\r
+#define PFAL1_PFA0 _pfal1.bit._PFA0\r
+#define PFAL1_PFA1 _pfal1.bit._PFA1\r
+#define PFAL1_PFA2 _pfal1.bit._PFA2\r
+#define PFAL1_PFA3 _pfal1.bit._PFA3\r
+#define PFAL1_PFA4 _pfal1.bit._PFA4\r
+#define PFAL1_PFA5 _pfal1.bit._PFA5\r
+#define PFAL1_PFA6 _pfal1.bit._PFA6\r
+#define PFAL1_PFA7 _pfal1.bit._PFA7\r
+__IO_EXTENDED PFAM1STR _pfam1;  \r
+#define PFAM1 _pfam1.byte\r
+#define PFAM1_PFA8 _pfam1.bit._PFA8\r
+#define PFAM1_PFA9 _pfam1.bit._PFA9\r
+#define PFAM1_PFA10 _pfam1.bit._PFA10\r
+#define PFAM1_PFA11 _pfam1.bit._PFA11\r
+#define PFAM1_PFA12 _pfam1.bit._PFA12\r
+#define PFAM1_PFA13 _pfam1.bit._PFA13\r
+#define PFAM1_PFA14 _pfam1.bit._PFA14\r
+#define PFAM1_PFA15 _pfam1.bit._PFA15\r
+__IO_EXTENDED PFAH1STR _pfah1;  \r
+#define PFAH1 _pfah1.byte\r
+#define PFAH1_PFA16 _pfah1.bit._PFA16\r
+#define PFAH1_PFA17 _pfah1.bit._PFA17\r
+#define PFAH1_PFA18 _pfah1.bit._PFA18\r
+#define PFAH1_PFA19 _pfah1.bit._PFA19\r
+#define PFAH1_PFA20 _pfah1.bit._PFA20\r
+#define PFAH1_PFA21 _pfah1.bit._PFA21\r
+#define PFAH1_PFA22 _pfah1.bit._PFA22\r
+#define PFAH1_PFA23 _pfah1.bit._PFA23\r
+__IO_EXTENDED PFAL2STR _pfal2;  \r
+#define PFAL2 _pfal2.byte\r
+#define PFAL2_PFA0 _pfal2.bit._PFA0\r
+#define PFAL2_PFA1 _pfal2.bit._PFA1\r
+#define PFAL2_PFA2 _pfal2.bit._PFA2\r
+#define PFAL2_PFA3 _pfal2.bit._PFA3\r
+#define PFAL2_PFA4 _pfal2.bit._PFA4\r
+#define PFAL2_PFA5 _pfal2.bit._PFA5\r
+#define PFAL2_PFA6 _pfal2.bit._PFA6\r
+#define PFAL2_PFA7 _pfal2.bit._PFA7\r
+__IO_EXTENDED PFAM2STR _pfam2;  \r
+#define PFAM2 _pfam2.byte\r
+#define PFAM2_PFA8 _pfam2.bit._PFA8\r
+#define PFAM2_PFA9 _pfam2.bit._PFA9\r
+#define PFAM2_PFA10 _pfam2.bit._PFA10\r
+#define PFAM2_PFA11 _pfam2.bit._PFA11\r
+#define PFAM2_PFA12 _pfam2.bit._PFA12\r
+#define PFAM2_PFA13 _pfam2.bit._PFA13\r
+#define PFAM2_PFA14 _pfam2.bit._PFA14\r
+#define PFAM2_PFA15 _pfam2.bit._PFA15\r
+__IO_EXTENDED PFAH2STR _pfah2;  \r
+#define PFAH2 _pfah2.byte\r
+#define PFAH2_PFA16 _pfah2.bit._PFA16\r
+#define PFAH2_PFA17 _pfah2.bit._PFA17\r
+#define PFAH2_PFA18 _pfah2.bit._PFA18\r
+#define PFAH2_PFA19 _pfah2.bit._PFA19\r
+#define PFAH2_PFA20 _pfah2.bit._PFA20\r
+#define PFAH2_PFA21 _pfah2.bit._PFA21\r
+#define PFAH2_PFA22 _pfah2.bit._PFA22\r
+#define PFAH2_PFA23 _pfah2.bit._PFA23\r
+__IO_EXTENDED PFAL3STR _pfal3;  \r
+#define PFAL3 _pfal3.byte\r
+#define PFAL3_PFA0 _pfal3.bit._PFA0\r
+#define PFAL3_PFA1 _pfal3.bit._PFA1\r
+#define PFAL3_PFA2 _pfal3.bit._PFA2\r
+#define PFAL3_PFA3 _pfal3.bit._PFA3\r
+#define PFAL3_PFA4 _pfal3.bit._PFA4\r
+#define PFAL3_PFA5 _pfal3.bit._PFA5\r
+#define PFAL3_PFA6 _pfal3.bit._PFA6\r
+#define PFAL3_PFA7 _pfal3.bit._PFA7\r
+__IO_EXTENDED PFAM3STR _pfam3;  \r
+#define PFAM3 _pfam3.byte\r
+#define PFAM3_PFA8 _pfam3.bit._PFA8\r
+#define PFAM3_PFA9 _pfam3.bit._PFA9\r
+#define PFAM3_PFA10 _pfam3.bit._PFA10\r
+#define PFAM3_PFA11 _pfam3.bit._PFA11\r
+#define PFAM3_PFA12 _pfam3.bit._PFA12\r
+#define PFAM3_PFA13 _pfam3.bit._PFA13\r
+#define PFAM3_PFA14 _pfam3.bit._PFA14\r
+#define PFAM3_PFA15 _pfam3.bit._PFA15\r
+__IO_EXTENDED PFAH3STR _pfah3;  \r
+#define PFAH3 _pfah3.byte\r
+#define PFAH3_PFA16 _pfah3.bit._PFA16\r
+#define PFAH3_PFA17 _pfah3.bit._PFA17\r
+#define PFAH3_PFA18 _pfah3.bit._PFA18\r
+#define PFAH3_PFA19 _pfah3.bit._PFA19\r
+#define PFAH3_PFA20 _pfah3.bit._PFA20\r
+#define PFAH3_PFA21 _pfah3.bit._PFA21\r
+#define PFAH3_PFA22 _pfah3.bit._PFA22\r
+#define PFAH3_PFA23 _pfah3.bit._PFA23\r
+__IO_EXTENDED PFAL4STR _pfal4;  \r
+#define PFAL4 _pfal4.byte\r
+#define PFAL4_PFA0 _pfal4.bit._PFA0\r
+#define PFAL4_PFA1 _pfal4.bit._PFA1\r
+#define PFAL4_PFA2 _pfal4.bit._PFA2\r
+#define PFAL4_PFA3 _pfal4.bit._PFA3\r
+#define PFAL4_PFA4 _pfal4.bit._PFA4\r
+#define PFAL4_PFA5 _pfal4.bit._PFA5\r
+#define PFAL4_PFA6 _pfal4.bit._PFA6\r
+#define PFAL4_PFA7 _pfal4.bit._PFA7\r
+__IO_EXTENDED PFAM4STR _pfam4;  \r
+#define PFAM4 _pfam4.byte\r
+#define PFAM4_PFA8 _pfam4.bit._PFA8\r
+#define PFAM4_PFA9 _pfam4.bit._PFA9\r
+#define PFAM4_PFA10 _pfam4.bit._PFA10\r
+#define PFAM4_PFA11 _pfam4.bit._PFA11\r
+#define PFAM4_PFA12 _pfam4.bit._PFA12\r
+#define PFAM4_PFA13 _pfam4.bit._PFA13\r
+#define PFAM4_PFA14 _pfam4.bit._PFA14\r
+#define PFAM4_PFA15 _pfam4.bit._PFA15\r
+__IO_EXTENDED PFAH4STR _pfah4;  \r
+#define PFAH4 _pfah4.byte\r
+#define PFAH4_PFA16 _pfah4.bit._PFA16\r
+#define PFAH4_PFA17 _pfah4.bit._PFA17\r
+#define PFAH4_PFA18 _pfah4.bit._PFA18\r
+#define PFAH4_PFA19 _pfah4.bit._PFA19\r
+#define PFAH4_PFA20 _pfah4.bit._PFA20\r
+#define PFAH4_PFA21 _pfah4.bit._PFA21\r
+#define PFAH4_PFA22 _pfah4.bit._PFA22\r
+#define PFAH4_PFA23 _pfah4.bit._PFA23\r
+__IO_EXTENDED PFAL5STR _pfal5;  \r
+#define PFAL5 _pfal5.byte\r
+#define PFAL5_PFA0 _pfal5.bit._PFA0\r
+#define PFAL5_PFA1 _pfal5.bit._PFA1\r
+#define PFAL5_PFA2 _pfal5.bit._PFA2\r
+#define PFAL5_PFA3 _pfal5.bit._PFA3\r
+#define PFAL5_PFA4 _pfal5.bit._PFA4\r
+#define PFAL5_PFA5 _pfal5.bit._PFA5\r
+#define PFAL5_PFA6 _pfal5.bit._PFA6\r
+#define PFAL5_PFA7 _pfal5.bit._PFA7\r
+__IO_EXTENDED PFAM5STR _pfam5;  \r
+#define PFAM5 _pfam5.byte\r
+#define PFAM5_PFA8 _pfam5.bit._PFA8\r
+#define PFAM5_PFA9 _pfam5.bit._PFA9\r
+#define PFAM5_PFA10 _pfam5.bit._PFA10\r
+#define PFAM5_PFA11 _pfam5.bit._PFA11\r
+#define PFAM5_PFA12 _pfam5.bit._PFA12\r
+#define PFAM5_PFA13 _pfam5.bit._PFA13\r
+#define PFAM5_PFA14 _pfam5.bit._PFA14\r
+#define PFAM5_PFA15 _pfam5.bit._PFA15\r
+__IO_EXTENDED PFAH5STR _pfah5;  \r
+#define PFAH5 _pfah5.byte\r
+#define PFAH5_PFA16 _pfah5.bit._PFA16\r
+#define PFAH5_PFA17 _pfah5.bit._PFA17\r
+#define PFAH5_PFA18 _pfah5.bit._PFA18\r
+#define PFAH5_PFA19 _pfah5.bit._PFA19\r
+#define PFAH5_PFA20 _pfah5.bit._PFA20\r
+#define PFAH5_PFA21 _pfah5.bit._PFA21\r
+#define PFAH5_PFA22 _pfah5.bit._PFA22\r
+#define PFAH5_PFA23 _pfah5.bit._PFA23\r
+__IO_EXTENDED PFAL6STR _pfal6;  \r
+#define PFAL6 _pfal6.byte\r
+#define PFAL6_PFA0 _pfal6.bit._PFA0\r
+#define PFAL6_PFA1 _pfal6.bit._PFA1\r
+#define PFAL6_PFA2 _pfal6.bit._PFA2\r
+#define PFAL6_PFA3 _pfal6.bit._PFA3\r
+#define PFAL6_PFA4 _pfal6.bit._PFA4\r
+#define PFAL6_PFA5 _pfal6.bit._PFA5\r
+#define PFAL6_PFA6 _pfal6.bit._PFA6\r
+#define PFAL6_PFA7 _pfal6.bit._PFA7\r
+__IO_EXTENDED PFAM6STR _pfam6;  \r
+#define PFAM6 _pfam6.byte\r
+#define PFAM6_PFA8 _pfam6.bit._PFA8\r
+#define PFAM6_PFA9 _pfam6.bit._PFA9\r
+#define PFAM6_PFA10 _pfam6.bit._PFA10\r
+#define PFAM6_PFA11 _pfam6.bit._PFA11\r
+#define PFAM6_PFA12 _pfam6.bit._PFA12\r
+#define PFAM6_PFA13 _pfam6.bit._PFA13\r
+#define PFAM6_PFA14 _pfam6.bit._PFA14\r
+#define PFAM6_PFA15 _pfam6.bit._PFA15\r
+__IO_EXTENDED PFAH6STR _pfah6;  \r
+#define PFAH6 _pfah6.byte\r
+#define PFAH6_PFA16 _pfah6.bit._PFA16\r
+#define PFAH6_PFA17 _pfah6.bit._PFA17\r
+#define PFAH6_PFA18 _pfah6.bit._PFA18\r
+#define PFAH6_PFA19 _pfah6.bit._PFA19\r
+#define PFAH6_PFA20 _pfah6.bit._PFA20\r
+#define PFAH6_PFA21 _pfah6.bit._PFA21\r
+#define PFAH6_PFA22 _pfah6.bit._PFA22\r
+#define PFAH6_PFA23 _pfah6.bit._PFA23\r
+__IO_EXTENDED PFAL7STR _pfal7;  \r
+#define PFAL7 _pfal7.byte\r
+#define PFAL7_PFA0 _pfal7.bit._PFA0\r
+#define PFAL7_PFA1 _pfal7.bit._PFA1\r
+#define PFAL7_PFA2 _pfal7.bit._PFA2\r
+#define PFAL7_PFA3 _pfal7.bit._PFA3\r
+#define PFAL7_PFA4 _pfal7.bit._PFA4\r
+#define PFAL7_PFA5 _pfal7.bit._PFA5\r
+#define PFAL7_PFA6 _pfal7.bit._PFA6\r
+#define PFAL7_PFA7 _pfal7.bit._PFA7\r
+__IO_EXTENDED PFAM7STR _pfam7;  \r
+#define PFAM7 _pfam7.byte\r
+#define PFAM7_PFA8 _pfam7.bit._PFA8\r
+#define PFAM7_PFA9 _pfam7.bit._PFA9\r
+#define PFAM7_PFA10 _pfam7.bit._PFA10\r
+#define PFAM7_PFA11 _pfam7.bit._PFA11\r
+#define PFAM7_PFA12 _pfam7.bit._PFA12\r
+#define PFAM7_PFA13 _pfam7.bit._PFA13\r
+#define PFAM7_PFA14 _pfam7.bit._PFA14\r
+#define PFAM7_PFA15 _pfam7.bit._PFA15\r
+__IO_EXTENDED PFAH7STR _pfah7;  \r
+#define PFAH7 _pfah7.byte\r
+#define PFAH7_PFA16 _pfah7.bit._PFA16\r
+#define PFAH7_PFA17 _pfah7.bit._PFA17\r
+#define PFAH7_PFA18 _pfah7.bit._PFA18\r
+#define PFAH7_PFA19 _pfah7.bit._PFA19\r
+#define PFAH7_PFA20 _pfah7.bit._PFA20\r
+#define PFAH7_PFA21 _pfah7.bit._PFA21\r
+#define PFAH7_PFA22 _pfah7.bit._PFA22\r
+#define PFAH7_PFA23 _pfah7.bit._PFA23\r
+__IO_EXTENDED PFD0STR _pfd0;  \r
+#define PFD0 _pfd0.word\r
+#define PFD0_PFD0 _pfd0.bit._PFD0\r
+#define PFD0_PFD1 _pfd0.bit._PFD1\r
+#define PFD0_PFD2 _pfd0.bit._PFD2\r
+#define PFD0_PFD3 _pfd0.bit._PFD3\r
+#define PFD0_PFD4 _pfd0.bit._PFD4\r
+#define PFD0_PFD5 _pfd0.bit._PFD5\r
+#define PFD0_PFD6 _pfd0.bit._PFD6\r
+#define PFD0_PFD7 _pfd0.bit._PFD7\r
+#define PFD0_PFD8 _pfd0.bit._PFD8\r
+#define PFD0_PFD9 _pfd0.bit._PFD9\r
+#define PFD0_PFD10 _pfd0.bit._PFD10\r
+#define PFD0_PFD11 _pfd0.bit._PFD11\r
+#define PFD0_PFD12 _pfd0.bit._PFD12\r
+#define PFD0_PFD13 _pfd0.bit._PFD13\r
+#define PFD0_PFD14 _pfd0.bit._PFD14\r
+#define PFD0_PFD15 _pfd0.bit._PFD15\r
+#define PFD0_PFD _pfd0.bitc._PFD\r
+__IO_EXTENDED PFDL0STR _pfdl0;  \r
+#define PFDL0 _pfdl0.byte\r
+#define PFDL0_PFD0 _pfdl0.bit._PFD0\r
+#define PFDL0_PFD1 _pfdl0.bit._PFD1\r
+#define PFDL0_PFD2 _pfdl0.bit._PFD2\r
+#define PFDL0_PFD3 _pfdl0.bit._PFD3\r
+#define PFDL0_PFD4 _pfdl0.bit._PFD4\r
+#define PFDL0_PFD5 _pfdl0.bit._PFD5\r
+#define PFDL0_PFD6 _pfdl0.bit._PFD6\r
+#define PFDL0_PFD7 _pfdl0.bit._PFD7\r
+__IO_EXTENDED PFDH0STR _pfdh0;  \r
+#define PFDH0 _pfdh0.byte\r
+#define PFDH0_PFD8 _pfdh0.bit._PFD8\r
+#define PFDH0_PFD9 _pfdh0.bit._PFD9\r
+#define PFDH0_PFD10 _pfdh0.bit._PFD10\r
+#define PFDH0_PFD11 _pfdh0.bit._PFD11\r
+#define PFDH0_PFD12 _pfdh0.bit._PFD12\r
+#define PFDH0_PFD13 _pfdh0.bit._PFD13\r
+#define PFDH0_PFD14 _pfdh0.bit._PFD14\r
+#define PFDH0_PFD15 _pfdh0.bit._PFD15\r
+__IO_EXTENDED PFD1STR _pfd1;  \r
+#define PFD1 _pfd1.word\r
+#define PFD1_PFD0 _pfd1.bit._PFD0\r
+#define PFD1_PFD1 _pfd1.bit._PFD1\r
+#define PFD1_PFD2 _pfd1.bit._PFD2\r
+#define PFD1_PFD3 _pfd1.bit._PFD3\r
+#define PFD1_PFD4 _pfd1.bit._PFD4\r
+#define PFD1_PFD5 _pfd1.bit._PFD5\r
+#define PFD1_PFD6 _pfd1.bit._PFD6\r
+#define PFD1_PFD7 _pfd1.bit._PFD7\r
+#define PFD1_PFD8 _pfd1.bit._PFD8\r
+#define PFD1_PFD9 _pfd1.bit._PFD9\r
+#define PFD1_PFD10 _pfd1.bit._PFD10\r
+#define PFD1_PFD11 _pfd1.bit._PFD11\r
+#define PFD1_PFD12 _pfd1.bit._PFD12\r
+#define PFD1_PFD13 _pfd1.bit._PFD13\r
+#define PFD1_PFD14 _pfd1.bit._PFD14\r
+#define PFD1_PFD15 _pfd1.bit._PFD15\r
+#define PFD1_PFD _pfd1.bitc._PFD\r
+__IO_EXTENDED PFDL1STR _pfdl1;  \r
+#define PFDL1 _pfdl1.byte\r
+#define PFDL1_PFD0 _pfdl1.bit._PFD0\r
+#define PFDL1_PFD1 _pfdl1.bit._PFD1\r
+#define PFDL1_PFD2 _pfdl1.bit._PFD2\r
+#define PFDL1_PFD3 _pfdl1.bit._PFD3\r
+#define PFDL1_PFD4 _pfdl1.bit._PFD4\r
+#define PFDL1_PFD5 _pfdl1.bit._PFD5\r
+#define PFDL1_PFD6 _pfdl1.bit._PFD6\r
+#define PFDL1_PFD7 _pfdl1.bit._PFD7\r
+__IO_EXTENDED PFDH1STR _pfdh1;  \r
+#define PFDH1 _pfdh1.byte\r
+#define PFDH1_PFD8 _pfdh1.bit._PFD8\r
+#define PFDH1_PFD9 _pfdh1.bit._PFD9\r
+#define PFDH1_PFD10 _pfdh1.bit._PFD10\r
+#define PFDH1_PFD11 _pfdh1.bit._PFD11\r
+#define PFDH1_PFD12 _pfdh1.bit._PFD12\r
+#define PFDH1_PFD13 _pfdh1.bit._PFD13\r
+#define PFDH1_PFD14 _pfdh1.bit._PFD14\r
+#define PFDH1_PFD15 _pfdh1.bit._PFD15\r
+__IO_EXTENDED PFD2STR _pfd2;  \r
+#define PFD2 _pfd2.word\r
+#define PFD2_PFD0 _pfd2.bit._PFD0\r
+#define PFD2_PFD1 _pfd2.bit._PFD1\r
+#define PFD2_PFD2 _pfd2.bit._PFD2\r
+#define PFD2_PFD3 _pfd2.bit._PFD3\r
+#define PFD2_PFD4 _pfd2.bit._PFD4\r
+#define PFD2_PFD5 _pfd2.bit._PFD5\r
+#define PFD2_PFD6 _pfd2.bit._PFD6\r
+#define PFD2_PFD7 _pfd2.bit._PFD7\r
+#define PFD2_PFD8 _pfd2.bit._PFD8\r
+#define PFD2_PFD9 _pfd2.bit._PFD9\r
+#define PFD2_PFD10 _pfd2.bit._PFD10\r
+#define PFD2_PFD11 _pfd2.bit._PFD11\r
+#define PFD2_PFD12 _pfd2.bit._PFD12\r
+#define PFD2_PFD13 _pfd2.bit._PFD13\r
+#define PFD2_PFD14 _pfd2.bit._PFD14\r
+#define PFD2_PFD15 _pfd2.bit._PFD15\r
+#define PFD2_PFD _pfd2.bitc._PFD\r
+__IO_EXTENDED PFDL2STR _pfdl2;  \r
+#define PFDL2 _pfdl2.byte\r
+#define PFDL2_PFD0 _pfdl2.bit._PFD0\r
+#define PFDL2_PFD1 _pfdl2.bit._PFD1\r
+#define PFDL2_PFD2 _pfdl2.bit._PFD2\r
+#define PFDL2_PFD3 _pfdl2.bit._PFD3\r
+#define PFDL2_PFD4 _pfdl2.bit._PFD4\r
+#define PFDL2_PFD5 _pfdl2.bit._PFD5\r
+#define PFDL2_PFD6 _pfdl2.bit._PFD6\r
+#define PFDL2_PFD7 _pfdl2.bit._PFD7\r
+__IO_EXTENDED PFDH2STR _pfdh2;  \r
+#define PFDH2 _pfdh2.byte\r
+#define PFDH2_PFD8 _pfdh2.bit._PFD8\r
+#define PFDH2_PFD9 _pfdh2.bit._PFD9\r
+#define PFDH2_PFD10 _pfdh2.bit._PFD10\r
+#define PFDH2_PFD11 _pfdh2.bit._PFD11\r
+#define PFDH2_PFD12 _pfdh2.bit._PFD12\r
+#define PFDH2_PFD13 _pfdh2.bit._PFD13\r
+#define PFDH2_PFD14 _pfdh2.bit._PFD14\r
+#define PFDH2_PFD15 _pfdh2.bit._PFD15\r
+__IO_EXTENDED PFD3STR _pfd3;  \r
+#define PFD3 _pfd3.word\r
+#define PFD3_PFD0 _pfd3.bit._PFD0\r
+#define PFD3_PFD1 _pfd3.bit._PFD1\r
+#define PFD3_PFD2 _pfd3.bit._PFD2\r
+#define PFD3_PFD3 _pfd3.bit._PFD3\r
+#define PFD3_PFD4 _pfd3.bit._PFD4\r
+#define PFD3_PFD5 _pfd3.bit._PFD5\r
+#define PFD3_PFD6 _pfd3.bit._PFD6\r
+#define PFD3_PFD7 _pfd3.bit._PFD7\r
+#define PFD3_PFD8 _pfd3.bit._PFD8\r
+#define PFD3_PFD9 _pfd3.bit._PFD9\r
+#define PFD3_PFD10 _pfd3.bit._PFD10\r
+#define PFD3_PFD11 _pfd3.bit._PFD11\r
+#define PFD3_PFD12 _pfd3.bit._PFD12\r
+#define PFD3_PFD13 _pfd3.bit._PFD13\r
+#define PFD3_PFD14 _pfd3.bit._PFD14\r
+#define PFD3_PFD15 _pfd3.bit._PFD15\r
+#define PFD3_PFD _pfd3.bitc._PFD\r
+__IO_EXTENDED PFDL3STR _pfdl3;  \r
+#define PFDL3 _pfdl3.byte\r
+#define PFDL3_PFD0 _pfdl3.bit._PFD0\r
+#define PFDL3_PFD1 _pfdl3.bit._PFD1\r
+#define PFDL3_PFD2 _pfdl3.bit._PFD2\r
+#define PFDL3_PFD3 _pfdl3.bit._PFD3\r
+#define PFDL3_PFD4 _pfdl3.bit._PFD4\r
+#define PFDL3_PFD5 _pfdl3.bit._PFD5\r
+#define PFDL3_PFD6 _pfdl3.bit._PFD6\r
+#define PFDL3_PFD7 _pfdl3.bit._PFD7\r
+__IO_EXTENDED PFDH3STR _pfdh3;  \r
+#define PFDH3 _pfdh3.byte\r
+#define PFDH3_PFD8 _pfdh3.bit._PFD8\r
+#define PFDH3_PFD9 _pfdh3.bit._PFD9\r
+#define PFDH3_PFD10 _pfdh3.bit._PFD10\r
+#define PFDH3_PFD11 _pfdh3.bit._PFD11\r
+#define PFDH3_PFD12 _pfdh3.bit._PFD12\r
+#define PFDH3_PFD13 _pfdh3.bit._PFD13\r
+#define PFDH3_PFD14 _pfdh3.bit._PFD14\r
+#define PFDH3_PFD15 _pfdh3.bit._PFD15\r
+__IO_EXTENDED PFD4STR _pfd4;  \r
+#define PFD4 _pfd4.word\r
+#define PFD4_PFD0 _pfd4.bit._PFD0\r
+#define PFD4_PFD1 _pfd4.bit._PFD1\r
+#define PFD4_PFD2 _pfd4.bit._PFD2\r
+#define PFD4_PFD3 _pfd4.bit._PFD3\r
+#define PFD4_PFD4 _pfd4.bit._PFD4\r
+#define PFD4_PFD5 _pfd4.bit._PFD5\r
+#define PFD4_PFD6 _pfd4.bit._PFD6\r
+#define PFD4_PFD7 _pfd4.bit._PFD7\r
+#define PFD4_PFD8 _pfd4.bit._PFD8\r
+#define PFD4_PFD9 _pfd4.bit._PFD9\r
+#define PFD4_PFD10 _pfd4.bit._PFD10\r
+#define PFD4_PFD11 _pfd4.bit._PFD11\r
+#define PFD4_PFD12 _pfd4.bit._PFD12\r
+#define PFD4_PFD13 _pfd4.bit._PFD13\r
+#define PFD4_PFD14 _pfd4.bit._PFD14\r
+#define PFD4_PFD15 _pfd4.bit._PFD15\r
+#define PFD4_PFD _pfd4.bitc._PFD\r
+__IO_EXTENDED PFDL4STR _pfdl4;  \r
+#define PFDL4 _pfdl4.byte\r
+#define PFDL4_PFD0 _pfdl4.bit._PFD0\r
+#define PFDL4_PFD1 _pfdl4.bit._PFD1\r
+#define PFDL4_PFD2 _pfdl4.bit._PFD2\r
+#define PFDL4_PFD3 _pfdl4.bit._PFD3\r
+#define PFDL4_PFD4 _pfdl4.bit._PFD4\r
+#define PFDL4_PFD5 _pfdl4.bit._PFD5\r
+#define PFDL4_PFD6 _pfdl4.bit._PFD6\r
+#define PFDL4_PFD7 _pfdl4.bit._PFD7\r
+__IO_EXTENDED PFDH4STR _pfdh4;  \r
+#define PFDH4 _pfdh4.byte\r
+#define PFDH4_PFD8 _pfdh4.bit._PFD8\r
+#define PFDH4_PFD9 _pfdh4.bit._PFD9\r
+#define PFDH4_PFD10 _pfdh4.bit._PFD10\r
+#define PFDH4_PFD11 _pfdh4.bit._PFD11\r
+#define PFDH4_PFD12 _pfdh4.bit._PFD12\r
+#define PFDH4_PFD13 _pfdh4.bit._PFD13\r
+#define PFDH4_PFD14 _pfdh4.bit._PFD14\r
+#define PFDH4_PFD15 _pfdh4.bit._PFD15\r
+__IO_EXTENDED PFD5STR _pfd5;  \r
+#define PFD5 _pfd5.word\r
+#define PFD5_PFD0 _pfd5.bit._PFD0\r
+#define PFD5_PFD1 _pfd5.bit._PFD1\r
+#define PFD5_PFD2 _pfd5.bit._PFD2\r
+#define PFD5_PFD3 _pfd5.bit._PFD3\r
+#define PFD5_PFD4 _pfd5.bit._PFD4\r
+#define PFD5_PFD5 _pfd5.bit._PFD5\r
+#define PFD5_PFD6 _pfd5.bit._PFD6\r
+#define PFD5_PFD7 _pfd5.bit._PFD7\r
+#define PFD5_PFD8 _pfd5.bit._PFD8\r
+#define PFD5_PFD9 _pfd5.bit._PFD9\r
+#define PFD5_PFD10 _pfd5.bit._PFD10\r
+#define PFD5_PFD11 _pfd5.bit._PFD11\r
+#define PFD5_PFD12 _pfd5.bit._PFD12\r
+#define PFD5_PFD13 _pfd5.bit._PFD13\r
+#define PFD5_PFD14 _pfd5.bit._PFD14\r
+#define PFD5_PFD15 _pfd5.bit._PFD15\r
+#define PFD5_PFD _pfd5.bitc._PFD\r
+__IO_EXTENDED PFDL5STR _pfdl5;  \r
+#define PFDL5 _pfdl5.byte\r
+#define PFDL5_PFD0 _pfdl5.bit._PFD0\r
+#define PFDL5_PFD1 _pfdl5.bit._PFD1\r
+#define PFDL5_PFD2 _pfdl5.bit._PFD2\r
+#define PFDL5_PFD3 _pfdl5.bit._PFD3\r
+#define PFDL5_PFD4 _pfdl5.bit._PFD4\r
+#define PFDL5_PFD5 _pfdl5.bit._PFD5\r
+#define PFDL5_PFD6 _pfdl5.bit._PFD6\r
+#define PFDL5_PFD7 _pfdl5.bit._PFD7\r
+__IO_EXTENDED PFDH5STR _pfdh5;  \r
+#define PFDH5 _pfdh5.byte\r
+#define PFDH5_PFD8 _pfdh5.bit._PFD8\r
+#define PFDH5_PFD9 _pfdh5.bit._PFD9\r
+#define PFDH5_PFD10 _pfdh5.bit._PFD10\r
+#define PFDH5_PFD11 _pfdh5.bit._PFD11\r
+#define PFDH5_PFD12 _pfdh5.bit._PFD12\r
+#define PFDH5_PFD13 _pfdh5.bit._PFD13\r
+#define PFDH5_PFD14 _pfdh5.bit._PFD14\r
+#define PFDH5_PFD15 _pfdh5.bit._PFD15\r
+__IO_EXTENDED PFD6STR _pfd6;  \r
+#define PFD6 _pfd6.word\r
+#define PFD6_PFD0 _pfd6.bit._PFD0\r
+#define PFD6_PFD1 _pfd6.bit._PFD1\r
+#define PFD6_PFD2 _pfd6.bit._PFD2\r
+#define PFD6_PFD3 _pfd6.bit._PFD3\r
+#define PFD6_PFD4 _pfd6.bit._PFD4\r
+#define PFD6_PFD5 _pfd6.bit._PFD5\r
+#define PFD6_PFD6 _pfd6.bit._PFD6\r
+#define PFD6_PFD7 _pfd6.bit._PFD7\r
+#define PFD6_PFD8 _pfd6.bit._PFD8\r
+#define PFD6_PFD9 _pfd6.bit._PFD9\r
+#define PFD6_PFD10 _pfd6.bit._PFD10\r
+#define PFD6_PFD11 _pfd6.bit._PFD11\r
+#define PFD6_PFD12 _pfd6.bit._PFD12\r
+#define PFD6_PFD13 _pfd6.bit._PFD13\r
+#define PFD6_PFD14 _pfd6.bit._PFD14\r
+#define PFD6_PFD15 _pfd6.bit._PFD15\r
+#define PFD6_PFD _pfd6.bitc._PFD\r
+__IO_EXTENDED PFDL6STR _pfdl6;  \r
+#define PFDL6 _pfdl6.byte\r
+#define PFDL6_PFD0 _pfdl6.bit._PFD0\r
+#define PFDL6_PFD1 _pfdl6.bit._PFD1\r
+#define PFDL6_PFD2 _pfdl6.bit._PFD2\r
+#define PFDL6_PFD3 _pfdl6.bit._PFD3\r
+#define PFDL6_PFD4 _pfdl6.bit._PFD4\r
+#define PFDL6_PFD5 _pfdl6.bit._PFD5\r
+#define PFDL6_PFD6 _pfdl6.bit._PFD6\r
+#define PFDL6_PFD7 _pfdl6.bit._PFD7\r
+__IO_EXTENDED PFDH6STR _pfdh6;  \r
+#define PFDH6 _pfdh6.byte\r
+#define PFDH6_PFD8 _pfdh6.bit._PFD8\r
+#define PFDH6_PFD9 _pfdh6.bit._PFD9\r
+#define PFDH6_PFD10 _pfdh6.bit._PFD10\r
+#define PFDH6_PFD11 _pfdh6.bit._PFD11\r
+#define PFDH6_PFD12 _pfdh6.bit._PFD12\r
+#define PFDH6_PFD13 _pfdh6.bit._PFD13\r
+#define PFDH6_PFD14 _pfdh6.bit._PFD14\r
+#define PFDH6_PFD15 _pfdh6.bit._PFD15\r
+__IO_EXTENDED PFD7STR _pfd7;  \r
+#define PFD7 _pfd7.word\r
+#define PFD7_PFD0 _pfd7.bit._PFD0\r
+#define PFD7_PFD1 _pfd7.bit._PFD1\r
+#define PFD7_PFD2 _pfd7.bit._PFD2\r
+#define PFD7_PFD3 _pfd7.bit._PFD3\r
+#define PFD7_PFD4 _pfd7.bit._PFD4\r
+#define PFD7_PFD5 _pfd7.bit._PFD5\r
+#define PFD7_PFD6 _pfd7.bit._PFD6\r
+#define PFD7_PFD7 _pfd7.bit._PFD7\r
+#define PFD7_PFD8 _pfd7.bit._PFD8\r
+#define PFD7_PFD9 _pfd7.bit._PFD9\r
+#define PFD7_PFD10 _pfd7.bit._PFD10\r
+#define PFD7_PFD11 _pfd7.bit._PFD11\r
+#define PFD7_PFD12 _pfd7.bit._PFD12\r
+#define PFD7_PFD13 _pfd7.bit._PFD13\r
+#define PFD7_PFD14 _pfd7.bit._PFD14\r
+#define PFD7_PFD15 _pfd7.bit._PFD15\r
+#define PFD7_PFD _pfd7.bitc._PFD\r
+__IO_EXTENDED PFDL7STR _pfdl7;  \r
+#define PFDL7 _pfdl7.byte\r
+#define PFDL7_PFD0 _pfdl7.bit._PFD0\r
+#define PFDL7_PFD1 _pfdl7.bit._PFD1\r
+#define PFDL7_PFD2 _pfdl7.bit._PFD2\r
+#define PFDL7_PFD3 _pfdl7.bit._PFD3\r
+#define PFDL7_PFD4 _pfdl7.bit._PFD4\r
+#define PFDL7_PFD5 _pfdl7.bit._PFD5\r
+#define PFDL7_PFD6 _pfdl7.bit._PFD6\r
+#define PFDL7_PFD7 _pfdl7.bit._PFD7\r
+__IO_EXTENDED PFDH7STR _pfdh7;  \r
+#define PFDH7 _pfdh7.byte\r
+#define PFDH7_PFD8 _pfdh7.bit._PFD8\r
+#define PFDH7_PFD9 _pfdh7.bit._PFD9\r
+#define PFDH7_PFD10 _pfdh7.bit._PFD10\r
+#define PFDH7_PFD11 _pfdh7.bit._PFD11\r
+#define PFDH7_PFD12 _pfdh7.bit._PFD12\r
+#define PFDH7_PFD13 _pfdh7.bit._PFD13\r
+#define PFDH7_PFD14 _pfdh7.bit._PFD14\r
+#define PFDH7_PFD15 _pfdh7.bit._PFD15\r
+__IO_EXTENDED MFMCSSTR _mfmcs;  \r
+#define MFMCS _mfmcs.byte\r
+#define MFMCS_RDY _mfmcs.bit._RDY\r
+#define MFMCS_RDYINT _mfmcs.bit._RDYINT\r
+#define MFMCS_INTE _mfmcs.bit._INTE\r
+#define MFMCS_WE _mfmcs.bit._WE\r
+#define MFMCS_CRBE _mfmcs.bit._CRBE\r
+#define MFMCS_DRBE _mfmcs.bit._DRBE\r
+#define MFMCS_RD19V _mfmcs.bit._RD19V\r
+__IO_EXTENDED MFMTCSTR _mfmtc;  \r
+#define MFMTC _mfmtc.word\r
+#define MFMTC_FAWC0 _mfmtc.bit._FAWC0\r
+#define MFMTC_FAWC1 _mfmtc.bit._FAWC1\r
+#define MFMTC_FAWC2 _mfmtc.bit._FAWC2\r
+#define MFMTC_SYNC _mfmtc.bit._SYNC\r
+#define MFMTC_ADS _mfmtc.bit._ADS\r
+#define MFMTC_CLKBW _mfmtc.bit._CLKBW\r
+#define MFMTC_WEXL _mfmtc.bit._WEXL\r
+#define MFMTC_ATDINIT _mfmtc.bit._ATDINIT\r
+#define MFMTC_ATDL0 _mfmtc.bit._ATDL0\r
+#define MFMTC_ATDL1 _mfmtc.bit._ATDL1\r
+#define MFMTC_ATDEQD0 _mfmtc.bit._ATDEQD0\r
+#define MFMTC_ATDEQD1 _mfmtc.bit._ATDEQD1\r
+#define MFMTC_EQL0 _mfmtc.bit._EQL0\r
+#define MFMTC_EQL1 _mfmtc.bit._EQL1\r
+#define MFMTC_EQL2 _mfmtc.bit._EQL2\r
+#define MFMTC_FAWC _mfmtc.bitc._FAWC\r
+#define MFMTC_ATDL _mfmtc.bitc._ATDL\r
+#define MFMTC_ATDEQD _mfmtc.bitc._ATDEQD\r
+#define MFMTC_EQL _mfmtc.bitc._EQL\r
+__IO_EXTENDED MFMTCLSTR _mfmtcl;  \r
+#define MFMTCL _mfmtcl.byte\r
+#define MFMTCL_FAWC0 _mfmtcl.bit._FAWC0\r
+#define MFMTCL_FAWC1 _mfmtcl.bit._FAWC1\r
+#define MFMTCL_FAWC2 _mfmtcl.bit._FAWC2\r
+#define MFMTCL_SYNC _mfmtcl.bit._SYNC\r
+#define MFMTCL_ADS _mfmtcl.bit._ADS\r
+#define MFMTCL_CLKBW _mfmtcl.bit._CLKBW\r
+#define MFMTCL_WEXL _mfmtcl.bit._WEXL\r
+#define MFMTCL_FAWC _mfmtcl.bitc._FAWC\r
+__IO_EXTENDED MFMTCHSTR _mfmtch;  \r
+#define MFMTCH _mfmtch.byte\r
+#define MFMTCH_ATDINIT _mfmtch.bit._ATDINIT\r
+#define MFMTCH_ATDL0 _mfmtch.bit._ATDL0\r
+#define MFMTCH_ATDL1 _mfmtch.bit._ATDL1\r
+#define MFMTCH_ATDEQD0 _mfmtch.bit._ATDEQD0\r
+#define MFMTCH_ATDEQD1 _mfmtch.bit._ATDEQD1\r
+#define MFMTCH_EQL0 _mfmtch.bit._EQL0\r
+#define MFMTCH_EQL1 _mfmtch.bit._EQL1\r
+#define MFMTCH_EQL2 _mfmtch.bit._EQL2\r
+#define MFMTCH_ATDL _mfmtch.bitc._ATDL\r
+#define MFMTCH_ATDEQD _mfmtch.bitc._ATDEQD\r
+#define MFMTCH_EQL _mfmtch.bitc._EQL\r
+__IO_EXTENDED SFMCSSTR _sfmcs;  \r
+#define SFMCS _sfmcs.byte\r
+#define SFMCS_RDY _sfmcs.bit._RDY\r
+#define SFMCS_RDYINT _sfmcs.bit._RDYINT\r
+#define SFMCS_INTE _sfmcs.bit._INTE\r
+#define SFMCS_WE _sfmcs.bit._WE\r
+#define SFMCS_CRBE _sfmcs.bit._CRBE\r
+#define SFMCS_DRBE _sfmcs.bit._DRBE\r
+#define SFMCS_RD19V _sfmcs.bit._RD19V\r
+__IO_EXTENDED SFMTCSTR _sfmtc;  \r
+#define SFMTC _sfmtc.word\r
+#define SFMTC_FAWC0 _sfmtc.bit._FAWC0\r
+#define SFMTC_FAWC1 _sfmtc.bit._FAWC1\r
+#define SFMTC_FAWC2 _sfmtc.bit._FAWC2\r
+#define SFMTC_SYNC _sfmtc.bit._SYNC\r
+#define SFMTC_ADS _sfmtc.bit._ADS\r
+#define SFMTC_CLKBW _sfmtc.bit._CLKBW\r
+#define SFMTC_WEXL _sfmtc.bit._WEXL\r
+#define SFMTC_ATDINIT _sfmtc.bit._ATDINIT\r
+#define SFMTC_ATDL0 _sfmtc.bit._ATDL0\r
+#define SFMTC_ATDL1 _sfmtc.bit._ATDL1\r
+#define SFMTC_ATDEQD0 _sfmtc.bit._ATDEQD0\r
+#define SFMTC_ATDEQD1 _sfmtc.bit._ATDEQD1\r
+#define SFMTC_EQL0 _sfmtc.bit._EQL0\r
+#define SFMTC_EQL1 _sfmtc.bit._EQL1\r
+#define SFMTC_EQL2 _sfmtc.bit._EQL2\r
+#define SFMTC_FAWC _sfmtc.bitc._FAWC\r
+#define SFMTC_ATDL _sfmtc.bitc._ATDL\r
+#define SFMTC_ATDEQD _sfmtc.bitc._ATDEQD\r
+#define SFMTC_EQL _sfmtc.bitc._EQL\r
+__IO_EXTENDED SFMTCLSTR _sfmtcl;  \r
+#define SFMTCL _sfmtcl.byte\r
+#define SFMTCL_FAWC0 _sfmtcl.bit._FAWC0\r
+#define SFMTCL_FAWC1 _sfmtcl.bit._FAWC1\r
+#define SFMTCL_FAWC2 _sfmtcl.bit._FAWC2\r
+#define SFMTCL_SYNC _sfmtcl.bit._SYNC\r
+#define SFMTCL_ADS _sfmtcl.bit._ADS\r
+#define SFMTCL_CLKBW _sfmtcl.bit._CLKBW\r
+#define SFMTCL_WEXL _sfmtcl.bit._WEXL\r
+#define SFMTCL_FAWC _sfmtcl.bitc._FAWC\r
+__IO_EXTENDED SFMTCHSTR _sfmtch;  \r
+#define SFMTCH _sfmtch.byte\r
+#define SFMTCH_ATDINIT _sfmtch.bit._ATDINIT\r
+#define SFMTCH_ATDL0 _sfmtch.bit._ATDL0\r
+#define SFMTCH_ATDL1 _sfmtch.bit._ATDL1\r
+#define SFMTCH_ATDEQD0 _sfmtch.bit._ATDEQD0\r
+#define SFMTCH_ATDEQD1 _sfmtch.bit._ATDEQD1\r
+#define SFMTCH_EQL0 _sfmtch.bit._EQL0\r
+#define SFMTCH_EQL1 _sfmtch.bit._EQL1\r
+#define SFMTCH_EQL2 _sfmtch.bit._EQL2\r
+#define SFMTCH_ATDL _sfmtch.bitc._ATDL\r
+#define SFMTCH_ATDEQD _sfmtch.bitc._ATDEQD\r
+#define SFMTCH_EQL _sfmtch.bitc._EQL\r
+__IO_EXTENDED FMWC0STR _fmwc0;  \r
+#define FMWC0 _fmwc0.byte\r
+#define FMWC0_WCB0 _fmwc0.bit._WCB0\r
+#define FMWC0_WCB1 _fmwc0.bit._WCB1\r
+#define FMWC0_WCB2 _fmwc0.bit._WCB2\r
+#define FMWC0_WCB3 _fmwc0.bit._WCB3\r
+#define FMWC0_WCB _fmwc0.bitc._WCB\r
+__IO_EXTENDED FMWC1STR _fmwc1;  \r
+#define FMWC1 _fmwc1.byte\r
+#define FMWC1_WCA0 _fmwc1.bit._WCA0\r
+#define FMWC1_WCA1 _fmwc1.bit._WCA1\r
+#define FMWC1_WCA2 _fmwc1.bit._WCA2\r
+#define FMWC1_WCA3 _fmwc1.bit._WCA3\r
+#define FMWC1_WCA _fmwc1.bitc._WCA\r
+__IO_EXTENDED IO_BYTE _fmwc2;\r
+#define FMWC2 _fmwc2   \r
+__IO_EXTENDED IO_BYTE _fmwc3;\r
+#define FMWC3 _fmwc3   \r
+__IO_EXTENDED IO_BYTE _fmwc4;\r
+#define FMWC4 _fmwc4   \r
+__IO_EXTENDED FMWC5STR _fmwc5;  \r
+#define FMWC5 _fmwc5.byte\r
+#define FMWC5_WC32 _fmwc5.bit._WC32\r
+#define FMWC5_WC33 _fmwc5.bit._WC33\r
+#define FMWC5_WC34 _fmwc5.bit._WC34\r
+#define FMWC5_WC35 _fmwc5.bit._WC35\r
+#define FMWC5_WC36 _fmwc5.bit._WC36\r
+#define FMWC5_WC37 _fmwc5.bit._WC37\r
+#define FMWC5_WC38 _fmwc5.bit._WC38\r
+#define FMWC5_WC39 _fmwc5.bit._WC39\r
+#define FMWC5_WC3 _fmwc5.bitc._WC3\r
+__IO_EXTENDED SMCRSTR _smcr;  \r
+#define SMCR _smcr.byte\r
+#define SMCR_SMS0 _smcr.bit._SMS0\r
+#define SMCR_SMS1 _smcr.bit._SMS1\r
+#define SMCR_SPL _smcr.bit._SPL\r
+#define SMCR_SMS _smcr.bitc._SMS\r
+__IO_EXTENDED CKSRSTR _cksr;  \r
+#define CKSR _cksr.byte\r
+#define CKSR_SC1S0 _cksr.bit._SC1S0\r
+#define CKSR_SC1S1 _cksr.bit._SC1S1\r
+#define CKSR_SC2S0 _cksr.bit._SC2S0\r
+#define CKSR_SC2S1 _cksr.bit._SC2S1\r
+#define CKSR_RCE _cksr.bit._RCE\r
+#define CKSR_MCE _cksr.bit._MCE\r
+#define CKSR_PCE _cksr.bit._PCE\r
+#define CKSR_SC1S _cksr.bitc._SC1S\r
+#define CKSR_SC2S _cksr.bitc._SC2S\r
+__IO_EXTENDED CKSSRSTR _ckssr;  \r
+#define CKSSR _ckssr.byte\r
+#define CKSSR_MCST0 _ckssr.bit._MCST0\r
+#define CKSSR_MCST1 _ckssr.bit._MCST1\r
+#define CKSSR_MCST2 _ckssr.bit._MCST2\r
+#define CKSSR_PCST _ckssr.bit._PCST\r
+#define CKSSR_MRFBE _ckssr.bit._MRFBE\r
+#define CKSSR_MCST _ckssr.bitc._MCST\r
+__IO_EXTENDED CKMRSTR _ckmr;  \r
+#define CKMR _ckmr.byte\r
+#define CKMR_SC1M0 _ckmr.bit._SC1M0\r
+#define CKMR_SC1M1 _ckmr.bit._SC1M1\r
+#define CKMR_SC2M0 _ckmr.bit._SC2M0\r
+#define CKMR_SC2M1 _ckmr.bit._SC2M1\r
+#define CKMR_RCM _ckmr.bit._RCM\r
+#define CKMR_MCM _ckmr.bit._MCM\r
+#define CKMR_PCM _ckmr.bit._PCM\r
+#define CKMR_SC1M _ckmr.bitc._SC1M\r
+#define CKMR_SC2M _ckmr.bitc._SC2M\r
+__IO_EXTENDED CKFCRSTR _ckfcr;  \r
+#define CKFCR _ckfcr.word\r
+#define CKFCR_RCFS _ckfcr.bit._RCFS\r
+#define CKFCR_BCD0 _ckfcr.bit._BCD0\r
+#define CKFCR_BCD1 _ckfcr.bit._BCD1\r
+#define CKFCR_BCD2 _ckfcr.bit._BCD2\r
+#define CKFCR_BCD3 _ckfcr.bit._BCD3\r
+#define CKFCR_PC1D0 _ckfcr.bit._PC1D0\r
+#define CKFCR_PC1D1 _ckfcr.bit._PC1D1\r
+#define CKFCR_PC1D2 _ckfcr.bit._PC1D2\r
+#define CKFCR_PC1D3 _ckfcr.bit._PC1D3\r
+#define CKFCR_PC2D0 _ckfcr.bit._PC2D0\r
+#define CKFCR_PC2D1 _ckfcr.bit._PC2D1\r
+#define CKFCR_PC2D2 _ckfcr.bit._PC2D2\r
+#define CKFCR_PC2D3 _ckfcr.bit._PC2D3\r
+#define CKFCR_BCD _ckfcr.bitc._BCD\r
+#define CKFCR_PC1D _ckfcr.bitc._PC1D\r
+#define CKFCR_PC2D _ckfcr.bitc._PC2D\r
+__IO_EXTENDED CKFCRLSTR _ckfcrl;  \r
+#define CKFCRL _ckfcrl.byte\r
+#define CKFCRL_RCFS _ckfcrl.bit._RCFS\r
+#define CKFCRL_BCD0 _ckfcrl.bit._BCD0\r
+#define CKFCRL_BCD1 _ckfcrl.bit._BCD1\r
+#define CKFCRL_BCD2 _ckfcrl.bit._BCD2\r
+#define CKFCRL_BCD3 _ckfcrl.bit._BCD3\r
+#define CKFCRL_BCD _ckfcrl.bitc._BCD\r
+__IO_EXTENDED CKFCRHSTR _ckfcrh;  \r
+#define CKFCRH _ckfcrh.byte\r
+#define CKFCRH_PC1D0 _ckfcrh.bit._PC1D0\r
+#define CKFCRH_PC1D1 _ckfcrh.bit._PC1D1\r
+#define CKFCRH_PC1D2 _ckfcrh.bit._PC1D2\r
+#define CKFCRH_PC1D3 _ckfcrh.bit._PC1D3\r
+#define CKFCRH_PC2D0 _ckfcrh.bit._PC2D0\r
+#define CKFCRH_PC2D1 _ckfcrh.bit._PC2D1\r
+#define CKFCRH_PC2D2 _ckfcrh.bit._PC2D2\r
+#define CKFCRH_PC2D3 _ckfcrh.bit._PC2D3\r
+#define CKFCRH_PC1D _ckfcrh.bitc._PC1D\r
+#define CKFCRH_PC2D _ckfcrh.bitc._PC2D\r
+__IO_EXTENDED PLLCRSTR _pllcr;  \r
+#define PLLCR _pllcr.word\r
+#define PLLCR_PMS0 _pllcr.bit._PMS0\r
+#define PLLCR_PMS1 _pllcr.bit._PMS1\r
+#define PLLCR_PMS2 _pllcr.bit._PMS2\r
+#define PLLCR_PMS3 _pllcr.bit._PMS3\r
+#define PLLCR_PMS4 _pllcr.bit._PMS4\r
+#define PLLCR_VMS0 _pllcr.bit._VMS0\r
+#define PLLCR_VMS1 _pllcr.bit._VMS1\r
+#define PLLCR_VMS2 _pllcr.bit._VMS2\r
+#define PLLCR_PC3D0 _pllcr.bit._PC3D0\r
+#define PLLCR_PC3D1 _pllcr.bit._PC3D1\r
+#define PLLCR_PC3D2 _pllcr.bit._PC3D2\r
+#define PLLCR_PC3D3 _pllcr.bit._PC3D3\r
+#define PLLCR_PMS _pllcr.bitc._PMS\r
+#define PLLCR_VMS _pllcr.bitc._VMS\r
+#define PLLCR_PC3D _pllcr.bitc._PC3D\r
+__IO_EXTENDED PLLCRLSTR _pllcrl;  \r
+#define PLLCRL _pllcrl.byte\r
+#define PLLCRL_PMS0 _pllcrl.bit._PMS0\r
+#define PLLCRL_PMS1 _pllcrl.bit._PMS1\r
+#define PLLCRL_PMS2 _pllcrl.bit._PMS2\r
+#define PLLCRL_PMS3 _pllcrl.bit._PMS3\r
+#define PLLCRL_PMS4 _pllcrl.bit._PMS4\r
+#define PLLCRL_VMS0 _pllcrl.bit._VMS0\r
+#define PLLCRL_VMS1 _pllcrl.bit._VMS1\r
+#define PLLCRL_VMS2 _pllcrl.bit._VMS2\r
+#define PLLCRL_PMS _pllcrl.bitc._PMS\r
+#define PLLCRL_VMS _pllcrl.bitc._VMS\r
+__IO_EXTENDED PLLCRHSTR _pllcrh;  \r
+#define PLLCRH _pllcrh.byte\r
+#define PLLCRH_PC3D0 _pllcrh.bit._PC3D0\r
+#define PLLCRH_PC3D1 _pllcrh.bit._PC3D1\r
+#define PLLCRH_PC3D2 _pllcrh.bit._PC3D2\r
+#define PLLCRH_PC3D3 _pllcrh.bit._PC3D3\r
+#define PLLCRH_PC3D _pllcrh.bitc._PC3D\r
+__IO_EXTENDED RCTCRSTR _rctcr;  \r
+#define RCTCR _rctcr.byte\r
+#define RCTCR_RCTI0 _rctcr.bit._RCTI0\r
+#define RCTCR_RCTI1 _rctcr.bit._RCTI1\r
+#define RCTCR_RCTI2 _rctcr.bit._RCTI2\r
+#define RCTCR_RCTI3 _rctcr.bit._RCTI3\r
+#define RCTCR_RCTR _rctcr.bit._RCTR\r
+#define RCTCR_RCTIF _rctcr.bit._RCTIF\r
+#define RCTCR_RCTIE _rctcr.bit._RCTIE\r
+#define RCTCR_RCTI _rctcr.bitc._RCTI\r
+__IO_EXTENDED MCTCRSTR _mctcr;  \r
+#define MCTCR _mctcr.byte\r
+#define MCTCR_MCTI0 _mctcr.bit._MCTI0\r
+#define MCTCR_MCTI1 _mctcr.bit._MCTI1\r
+#define MCTCR_MCTI2 _mctcr.bit._MCTI2\r
+#define MCTCR_MCTI3 _mctcr.bit._MCTI3\r
+#define MCTCR_MCTR _mctcr.bit._MCTR\r
+#define MCTCR_MCTIF _mctcr.bit._MCTIF\r
+#define MCTCR_MCTIE _mctcr.bit._MCTIE\r
+#define MCTCR_MCTI _mctcr.bitc._MCTI\r
+__IO_EXTENDED RCCSRCSTR _rccsrc;  \r
+#define RCCSRC _rccsrc.byte\r
+#define RCCSRC_PRST _rccsrc.bit._PRST\r
+#define RCCSRC_ERST _rccsrc.bit._ERST\r
+#define RCCSRC_MCRST _rccsrc.bit._MCRST\r
+#define RCCSRC_SRST _rccsrc.bit._SRST\r
+#define RCCSRC_WRST _rccsrc.bit._WRST\r
+#define RCCSRC_MCMF _rccsrc.bit._MCMF\r
+__IO_EXTENDED RCRSTR _rcr;  \r
+#define RCR _rcr.byte\r
+#define RCR_SRSTG _rcr.bit._SRSTG\r
+#define RCR_LVRE _rcr.bit._LVRE\r
+#define RCR_LVDE _rcr.bit._LVDE\r
+#define RCR_CSDRE _rcr.bit._CSDRE\r
+#define RCR_MCSDI _rcr.bit._MCSDI\r
+__IO_EXTENDED RCCSRSTR _rccsr;  \r
+#define RCCSR _rccsr.byte\r
+#define RCCSR_PRST _rccsr.bit._PRST\r
+#define RCCSR_ERST _rccsr.bit._ERST\r
+#define RCCSR_MCRST _rccsr.bit._MCRST\r
+#define RCCSR_SRST _rccsr.bit._SRST\r
+#define RCCSR_WRST _rccsr.bit._WRST\r
+#define RCCSR_MCMF _rccsr.bit._MCMF\r
+__IO_EXTENDED WDTCSTR _wdtc;  \r
+#define WDTC _wdtc.byte\r
+#define WDTC_WTI0 _wdtc.bit._WTI0\r
+#define WDTC_WTI1 _wdtc.bit._WTI1\r
+#define WDTC_WTI2 _wdtc.bit._WTI2\r
+#define WDTC_WTI3 _wdtc.bit._WTI3\r
+#define WDTC_WTCS0 _wdtc.bit._WTCS0\r
+#define WDTC_WTCS1 _wdtc.bit._WTCS1\r
+#define WDTC_RSTP _wdtc.bit._RSTP\r
+#define WDTC_WTI _wdtc.bitc._WTI\r
+#define WDTC_WTCS _wdtc.bitc._WTCS\r
+__IO_EXTENDED WDTCPSTR _wdtcp;  \r
+#define WDTCP _wdtcp.byte\r
+#define WDTCP_WCP0 _wdtcp.bit._WCP0\r
+#define WDTCP_WCP1 _wdtcp.bit._WCP1\r
+#define WDTCP_WCP2 _wdtcp.bit._WCP2\r
+#define WDTCP_WCP3 _wdtcp.bit._WCP3\r
+#define WDTCP_WCP4 _wdtcp.bit._WCP4\r
+#define WDTCP_WCP5 _wdtcp.bit._WCP5\r
+#define WDTCP_WCP6 _wdtcp.bit._WCP6\r
+#define WDTCP_WCP7 _wdtcp.bit._WCP7\r
+#define WDTCP_WCP _wdtcp.bitc._WCP\r
+__IO_EXTENDED COARSTR _coar;  \r
+#define COAR _coar.byte\r
+#define COAR_CKOE0 _coar.bit._CKOE0\r
+#define COAR_CKOXE0 _coar.bit._CKOXE0\r
+#define COAR_RUNC0 _coar.bit._RUNC0\r
+#define COAR_RUNM0 _coar.bit._RUNM0\r
+#define COAR_CKOE1 _coar.bit._CKOE1\r
+#define COAR_CKOXE1 _coar.bit._CKOXE1\r
+#define COAR_RUNC1 _coar.bit._RUNC1\r
+#define COAR_RUNM1 _coar.bit._RUNM1\r
+__IO_EXTENDED COCR0STR _cocr0;  \r
+#define COCR0 _cocr0.byte\r
+#define COCR0_SEL0 _cocr0.bit._SEL0\r
+#define COCR0_SEL1 _cocr0.bit._SEL1\r
+#define COCR0_SEL2 _cocr0.bit._SEL2\r
+#define COCR0_SEL3 _cocr0.bit._SEL3\r
+#define COCR0_DIV0 _cocr0.bit._DIV0\r
+#define COCR0_DIV1 _cocr0.bit._DIV1\r
+#define COCR0_DIV2 _cocr0.bit._DIV2\r
+#define COCR0_SEL _cocr0.bitc._SEL\r
+#define COCR0_DIV _cocr0.bitc._DIV\r
+__IO_EXTENDED COCR1STR _cocr1;  \r
+#define COCR1 _cocr1.byte\r
+#define COCR1_SEL0 _cocr1.bit._SEL0\r
+#define COCR1_SEL1 _cocr1.bit._SEL1\r
+#define COCR1_SEL2 _cocr1.bit._SEL2\r
+#define COCR1_SEL3 _cocr1.bit._SEL3\r
+#define COCR1_DIV0 _cocr1.bit._DIV0\r
+#define COCR1_DIV1 _cocr1.bit._DIV1\r
+#define COCR1_DIV2 _cocr1.bit._DIV2\r
+#define COCR1_SEL _cocr1.bitc._SEL\r
+#define COCR1_DIV _cocr1.bitc._DIV\r
+__IO_EXTENDED CMCRSTR _cmcr;  \r
+#define CMCR _cmcr.byte\r
+#define CMCR_PDX _cmcr.bit._PDX\r
+#define CMCR_MODEN _cmcr.bit._MODEN\r
+#define CMCR_MODRUN _cmcr.bit._MODRUN\r
+__IO_EXTENDED CMPRSTR _cmpr;  \r
+#define CMPR _cmpr.word\r
+#define CMPR_C0 _cmpr.bit._C0\r
+#define CMPR_C1 _cmpr.bit._C1\r
+#define CMPR_C2 _cmpr.bit._C2\r
+#define CMPR_C3 _cmpr.bit._C3\r
+#define CMPR_C4 _cmpr.bit._C4\r
+#define CMPR_N0 _cmpr.bit._N0\r
+#define CMPR_N1 _cmpr.bit._N1\r
+#define CMPR_N2 _cmpr.bit._N2\r
+#define CMPR_N3 _cmpr.bit._N3\r
+#define CMPR_K0 _cmpr.bit._K0\r
+#define CMPR_K1 _cmpr.bit._K1\r
+#define CMPR_K2 _cmpr.bit._K2\r
+#define CMPR_K3 _cmpr.bit._K3\r
+#define CMPR_K4 _cmpr.bit._K4\r
+#define CMPR_C _cmpr.bitc._C\r
+#define CMPR_N _cmpr.bitc._N\r
+#define CMPR_K _cmpr.bitc._K\r
+__IO_EXTENDED CMPRLSTR _cmprl;  \r
+#define CMPRL _cmprl.byte\r
+#define CMPRL_C0 _cmprl.bit._C0\r
+#define CMPRL_C1 _cmprl.bit._C1\r
+#define CMPRL_C2 _cmprl.bit._C2\r
+#define CMPRL_C3 _cmprl.bit._C3\r
+#define CMPRL_C4 _cmprl.bit._C4\r
+#define CMPRL_N0 _cmprl.bit._N0\r
+#define CMPRL_N1 _cmprl.bit._N1\r
+#define CMPRL_N2 _cmprl.bit._N2\r
+#define CMPRL_C _cmprl.bitc._C\r
+#define CMPRL_N _cmprl.bitc._N\r
+__IO_EXTENDED CMPRHSTR _cmprh;  \r
+#define CMPRH _cmprh.byte\r
+#define CMPRH_N3 _cmprh.bit._N3\r
+#define CMPRH_K0 _cmprh.bit._K0\r
+#define CMPRH_K1 _cmprh.bit._K1\r
+#define CMPRH_K2 _cmprh.bit._K2\r
+#define CMPRH_K3 _cmprh.bit._K3\r
+#define CMPRH_K4 _cmprh.bit._K4\r
+#define CMPRH_K _cmprh.bitc._K\r
+__IO_EXTENDED VRCRSTR _vrcr;  \r
+#define VRCR _vrcr.byte\r
+#define VRCR_LPBM0 _vrcr.bit._LPBM0\r
+#define VRCR_LPBM1 _vrcr.bit._LPBM1\r
+#define VRCR_LPMB2 _vrcr.bit._LPMB2\r
+#define VRCR_LPMA0 _vrcr.bit._LPMA0\r
+#define VRCR_LPMA1 _vrcr.bit._LPMA1\r
+#define VRCR_LPMA2 _vrcr.bit._LPMA2\r
+#define VRCR_HPM0 _vrcr.bit._HPM0\r
+#define VRCR_HPM1 _vrcr.bit._HPM1\r
+#define VRCR_LPBM _vrcr.bitc._LPBM\r
+#define VRCR_LPMA _vrcr.bitc._LPMA\r
+#define VRCR_HPM _vrcr.bitc._HPM\r
+__IO_EXTENDED DDR00STR _ddr00;  \r
+#define DDR00 _ddr00.byte\r
+#define DDR00_D0 _ddr00.bit._D0\r
+#define DDR00_D1 _ddr00.bit._D1\r
+#define DDR00_D2 _ddr00.bit._D2\r
+#define DDR00_D3 _ddr00.bit._D3\r
+#define DDR00_D4 _ddr00.bit._D4\r
+#define DDR00_D5 _ddr00.bit._D5\r
+#define DDR00_D6 _ddr00.bit._D6\r
+#define DDR00_D7 _ddr00.bit._D7\r
+__IO_EXTENDED DDR01STR _ddr01;  \r
+#define DDR01 _ddr01.byte\r
+#define DDR01_D0 _ddr01.bit._D0\r
+#define DDR01_D1 _ddr01.bit._D1\r
+#define DDR01_D2 _ddr01.bit._D2\r
+#define DDR01_D3 _ddr01.bit._D3\r
+#define DDR01_D4 _ddr01.bit._D4\r
+#define DDR01_D5 _ddr01.bit._D5\r
+#define DDR01_D6 _ddr01.bit._D6\r
+#define DDR01_D7 _ddr01.bit._D7\r
+__IO_EXTENDED DDR02STR _ddr02;  \r
+#define DDR02 _ddr02.byte\r
+#define DDR02_D0 _ddr02.bit._D0\r
+#define DDR02_D1 _ddr02.bit._D1\r
+#define DDR02_D2 _ddr02.bit._D2\r
+#define DDR02_D3 _ddr02.bit._D3\r
+#define DDR02_D4 _ddr02.bit._D4\r
+#define DDR02_D5 _ddr02.bit._D5\r
+#define DDR02_D6 _ddr02.bit._D6\r
+#define DDR02_D7 _ddr02.bit._D7\r
+__IO_EXTENDED DDR03STR _ddr03;  \r
+#define DDR03 _ddr03.byte\r
+#define DDR03_D0 _ddr03.bit._D0\r
+#define DDR03_D1 _ddr03.bit._D1\r
+#define DDR03_D2 _ddr03.bit._D2\r
+#define DDR03_D3 _ddr03.bit._D3\r
+#define DDR03_D4 _ddr03.bit._D4\r
+#define DDR03_D5 _ddr03.bit._D5\r
+#define DDR03_D6 _ddr03.bit._D6\r
+#define DDR03_D7 _ddr03.bit._D7\r
+__IO_EXTENDED DDR04STR _ddr04;  \r
+#define DDR04 _ddr04.byte\r
+#define DDR04_D0 _ddr04.bit._D0\r
+#define DDR04_D1 _ddr04.bit._D1\r
+#define DDR04_D2 _ddr04.bit._D2\r
+#define DDR04_D3 _ddr04.bit._D3\r
+#define DDR04_D4 _ddr04.bit._D4\r
+#define DDR04_D5 _ddr04.bit._D5\r
+#define DDR04_D6 _ddr04.bit._D6\r
+#define DDR04_D7 _ddr04.bit._D7\r
+__IO_EXTENDED DDR05STR _ddr05;  \r
+#define DDR05 _ddr05.byte\r
+#define DDR05_D0 _ddr05.bit._D0\r
+#define DDR05_D1 _ddr05.bit._D1\r
+#define DDR05_D2 _ddr05.bit._D2\r
+#define DDR05_D3 _ddr05.bit._D3\r
+#define DDR05_D4 _ddr05.bit._D4\r
+#define DDR05_D5 _ddr05.bit._D5\r
+#define DDR05_D6 _ddr05.bit._D6\r
+#define DDR05_D7 _ddr05.bit._D7\r
+__IO_EXTENDED DDR06STR _ddr06;  \r
+#define DDR06 _ddr06.byte\r
+#define DDR06_D0 _ddr06.bit._D0\r
+#define DDR06_D1 _ddr06.bit._D1\r
+#define DDR06_D2 _ddr06.bit._D2\r
+#define DDR06_D3 _ddr06.bit._D3\r
+#define DDR06_D4 _ddr06.bit._D4\r
+#define DDR06_D5 _ddr06.bit._D5\r
+#define DDR06_D6 _ddr06.bit._D6\r
+#define DDR06_D7 _ddr06.bit._D7\r
+__IO_EXTENDED DDR07STR _ddr07;  \r
+#define DDR07 _ddr07.byte\r
+#define DDR07_D0 _ddr07.bit._D0\r
+#define DDR07_D1 _ddr07.bit._D1\r
+#define DDR07_D2 _ddr07.bit._D2\r
+#define DDR07_D3 _ddr07.bit._D3\r
+#define DDR07_D4 _ddr07.bit._D4\r
+#define DDR07_D5 _ddr07.bit._D5\r
+#define DDR07_D6 _ddr07.bit._D6\r
+#define DDR07_D7 _ddr07.bit._D7\r
+__IO_EXTENDED DDR08STR _ddr08;  \r
+#define DDR08 _ddr08.byte\r
+#define DDR08_D0 _ddr08.bit._D0\r
+#define DDR08_D1 _ddr08.bit._D1\r
+#define DDR08_D2 _ddr08.bit._D2\r
+#define DDR08_D3 _ddr08.bit._D3\r
+#define DDR08_D4 _ddr08.bit._D4\r
+#define DDR08_D5 _ddr08.bit._D5\r
+#define DDR08_D6 _ddr08.bit._D6\r
+#define DDR08_D7 _ddr08.bit._D7\r
+__IO_EXTENDED DDR09STR _ddr09;  \r
+#define DDR09 _ddr09.byte\r
+#define DDR09_D0 _ddr09.bit._D0\r
+#define DDR09_D1 _ddr09.bit._D1\r
+#define DDR09_D2 _ddr09.bit._D2\r
+#define DDR09_D3 _ddr09.bit._D3\r
+#define DDR09_D4 _ddr09.bit._D4\r
+#define DDR09_D5 _ddr09.bit._D5\r
+#define DDR09_D6 _ddr09.bit._D6\r
+#define DDR09_D7 _ddr09.bit._D7\r
+__IO_EXTENDED DDR10STR _ddr10;  \r
+#define DDR10 _ddr10.byte\r
+#define DDR10_D0 _ddr10.bit._D0\r
+#define DDR10_D1 _ddr10.bit._D1\r
+__IO_EXTENDED PIER00STR _pier00;  \r
+#define PIER00 _pier00.byte\r
+#define PIER00_IE0 _pier00.bit._IE0\r
+#define PIER00_IE1 _pier00.bit._IE1\r
+#define PIER00_IE2 _pier00.bit._IE2\r
+#define PIER00_IE3 _pier00.bit._IE3\r
+#define PIER00_IE4 _pier00.bit._IE4\r
+#define PIER00_IE5 _pier00.bit._IE5\r
+#define PIER00_IE6 _pier00.bit._IE6\r
+#define PIER00_IE7 _pier00.bit._IE7\r
+__IO_EXTENDED PIER01STR _pier01;  \r
+#define PIER01 _pier01.byte\r
+#define PIER01_IE0 _pier01.bit._IE0\r
+#define PIER01_IE1 _pier01.bit._IE1\r
+#define PIER01_IE2 _pier01.bit._IE2\r
+#define PIER01_IE3 _pier01.bit._IE3\r
+#define PIER01_IE4 _pier01.bit._IE4\r
+#define PIER01_IE5 _pier01.bit._IE5\r
+#define PIER01_IE6 _pier01.bit._IE6\r
+#define PIER01_IE7 _pier01.bit._IE7\r
+__IO_EXTENDED PIER02STR _pier02;  \r
+#define PIER02 _pier02.byte\r
+#define PIER02_IE0 _pier02.bit._IE0\r
+#define PIER02_IE1 _pier02.bit._IE1\r
+#define PIER02_IE2 _pier02.bit._IE2\r
+#define PIER02_IE3 _pier02.bit._IE3\r
+#define PIER02_IE4 _pier02.bit._IE4\r
+#define PIER02_IE5 _pier02.bit._IE5\r
+#define PIER02_IE6 _pier02.bit._IE6\r
+#define PIER02_IE7 _pier02.bit._IE7\r
+__IO_EXTENDED PIER03STR _pier03;  \r
+#define PIER03 _pier03.byte\r
+#define PIER03_IE0 _pier03.bit._IE0\r
+#define PIER03_IE1 _pier03.bit._IE1\r
+#define PIER03_IE2 _pier03.bit._IE2\r
+#define PIER03_IE3 _pier03.bit._IE3\r
+#define PIER03_IE4 _pier03.bit._IE4\r
+#define PIER03_IE5 _pier03.bit._IE5\r
+#define PIER03_IE6 _pier03.bit._IE6\r
+#define PIER03_IE7 _pier03.bit._IE7\r
+__IO_EXTENDED PIER04STR _pier04;  \r
+#define PIER04 _pier04.byte\r
+#define PIER04_IE0 _pier04.bit._IE0\r
+#define PIER04_IE1 _pier04.bit._IE1\r
+#define PIER04_IE2 _pier04.bit._IE2\r
+#define PIER04_IE3 _pier04.bit._IE3\r
+#define PIER04_IE4 _pier04.bit._IE4\r
+#define PIER04_IE5 _pier04.bit._IE5\r
+#define PIER04_IE6 _pier04.bit._IE6\r
+#define PIER04_IE7 _pier04.bit._IE7\r
+__IO_EXTENDED PIER05STR _pier05;  \r
+#define PIER05 _pier05.byte\r
+#define PIER05_IE0 _pier05.bit._IE0\r
+#define PIER05_IE1 _pier05.bit._IE1\r
+#define PIER05_IE2 _pier05.bit._IE2\r
+#define PIER05_IE3 _pier05.bit._IE3\r
+#define PIER05_IE4 _pier05.bit._IE4\r
+#define PIER05_IE5 _pier05.bit._IE5\r
+#define PIER05_IE6 _pier05.bit._IE6\r
+#define PIER05_IE7 _pier05.bit._IE7\r
+__IO_EXTENDED PIER06STR _pier06;  \r
+#define PIER06 _pier06.byte\r
+#define PIER06_IE0 _pier06.bit._IE0\r
+#define PIER06_IE1 _pier06.bit._IE1\r
+#define PIER06_IE2 _pier06.bit._IE2\r
+#define PIER06_IE3 _pier06.bit._IE3\r
+#define PIER06_IE4 _pier06.bit._IE4\r
+#define PIER06_IE5 _pier06.bit._IE5\r
+#define PIER06_IE6 _pier06.bit._IE6\r
+#define PIER06_IE7 _pier06.bit._IE7\r
+__IO_EXTENDED PIER07STR _pier07;  \r
+#define PIER07 _pier07.byte\r
+#define PIER07_IE0 _pier07.bit._IE0\r
+#define PIER07_IE1 _pier07.bit._IE1\r
+#define PIER07_IE2 _pier07.bit._IE2\r
+#define PIER07_IE3 _pier07.bit._IE3\r
+#define PIER07_IE4 _pier07.bit._IE4\r
+#define PIER07_IE5 _pier07.bit._IE5\r
+#define PIER07_IE6 _pier07.bit._IE6\r
+#define PIER07_IE7 _pier07.bit._IE7\r
+__IO_EXTENDED PIER08STR _pier08;  \r
+#define PIER08 _pier08.byte\r
+#define PIER08_IE0 _pier08.bit._IE0\r
+#define PIER08_IE1 _pier08.bit._IE1\r
+#define PIER08_IE2 _pier08.bit._IE2\r
+#define PIER08_IE3 _pier08.bit._IE3\r
+#define PIER08_IE4 _pier08.bit._IE4\r
+#define PIER08_IE5 _pier08.bit._IE5\r
+#define PIER08_IE6 _pier08.bit._IE6\r
+#define PIER08_IE7 _pier08.bit._IE7\r
+__IO_EXTENDED PIER09STR _pier09;  \r
+#define PIER09 _pier09.byte\r
+#define PIER09_IE0 _pier09.bit._IE0\r
+#define PIER09_IE1 _pier09.bit._IE1\r
+#define PIER09_IE2 _pier09.bit._IE2\r
+#define PIER09_IE3 _pier09.bit._IE3\r
+#define PIER09_IE4 _pier09.bit._IE4\r
+#define PIER09_IE5 _pier09.bit._IE5\r
+#define PIER09_IE6 _pier09.bit._IE6\r
+#define PIER09_IE7 _pier09.bit._IE7\r
+__IO_EXTENDED PIER10STR _pier10;  \r
+#define PIER10 _pier10.byte\r
+#define PIER10_IE0 _pier10.bit._IE0\r
+#define PIER10_IE1 _pier10.bit._IE1\r
+__IO_EXTENDED PILR00STR _pilr00;  \r
+#define PILR00 _pilr00.byte\r
+#define PILR00_IL0 _pilr00.bit._IL0\r
+#define PILR00_IL1 _pilr00.bit._IL1\r
+#define PILR00_IL2 _pilr00.bit._IL2\r
+#define PILR00_IL3 _pilr00.bit._IL3\r
+#define PILR00_IL4 _pilr00.bit._IL4\r
+#define PILR00_IL5 _pilr00.bit._IL5\r
+#define PILR00_IL6 _pilr00.bit._IL6\r
+#define PILR00_IL7 _pilr00.bit._IL7\r
+__IO_EXTENDED PILR01STR _pilr01;  \r
+#define PILR01 _pilr01.byte\r
+#define PILR01_IL0 _pilr01.bit._IL0\r
+#define PILR01_IL1 _pilr01.bit._IL1\r
+#define PILR01_IL2 _pilr01.bit._IL2\r
+#define PILR01_IL3 _pilr01.bit._IL3\r
+#define PILR01_IL4 _pilr01.bit._IL4\r
+#define PILR01_IL5 _pilr01.bit._IL5\r
+#define PILR01_IL6 _pilr01.bit._IL6\r
+#define PILR01_IL7 _pilr01.bit._IL7\r
+__IO_EXTENDED PILR02STR _pilr02;  \r
+#define PILR02 _pilr02.byte\r
+#define PILR02_IL0 _pilr02.bit._IL0\r
+#define PILR02_IL1 _pilr02.bit._IL1\r
+#define PILR02_IL2 _pilr02.bit._IL2\r
+#define PILR02_IL3 _pilr02.bit._IL3\r
+#define PILR02_IL4 _pilr02.bit._IL4\r
+#define PILR02_IL5 _pilr02.bit._IL5\r
+#define PILR02_IL6 _pilr02.bit._IL6\r
+#define PILR02_IL7 _pilr02.bit._IL7\r
+__IO_EXTENDED PILR03STR _pilr03;  \r
+#define PILR03 _pilr03.byte\r
+#define PILR03_IL0 _pilr03.bit._IL0\r
+#define PILR03_IL1 _pilr03.bit._IL1\r
+#define PILR03_IL2 _pilr03.bit._IL2\r
+#define PILR03_IL3 _pilr03.bit._IL3\r
+#define PILR03_IL4 _pilr03.bit._IL4\r
+#define PILR03_IL5 _pilr03.bit._IL5\r
+#define PILR03_IL6 _pilr03.bit._IL6\r
+#define PILR03_IL7 _pilr03.bit._IL7\r
+__IO_EXTENDED PILR04STR _pilr04;  \r
+#define PILR04 _pilr04.byte\r
+#define PILR04_IL0 _pilr04.bit._IL0\r
+#define PILR04_IL1 _pilr04.bit._IL1\r
+#define PILR04_IL2 _pilr04.bit._IL2\r
+#define PILR04_IL3 _pilr04.bit._IL3\r
+#define PILR04_IL4 _pilr04.bit._IL4\r
+#define PILR04_IL5 _pilr04.bit._IL5\r
+#define PILR04_IL6 _pilr04.bit._IL6\r
+#define PILR04_IL7 _pilr04.bit._IL7\r
+__IO_EXTENDED PILR05STR _pilr05;  \r
+#define PILR05 _pilr05.byte\r
+#define PILR05_IL0 _pilr05.bit._IL0\r
+#define PILR05_IL1 _pilr05.bit._IL1\r
+#define PILR05_IL2 _pilr05.bit._IL2\r
+#define PILR05_IL3 _pilr05.bit._IL3\r
+#define PILR05_IL4 _pilr05.bit._IL4\r
+#define PILR05_IL5 _pilr05.bit._IL5\r
+#define PILR05_IL6 _pilr05.bit._IL6\r
+#define PILR05_IL7 _pilr05.bit._IL7\r
+__IO_EXTENDED PILR06STR _pilr06;  \r
+#define PILR06 _pilr06.byte\r
+#define PILR06_IL0 _pilr06.bit._IL0\r
+#define PILR06_IL1 _pilr06.bit._IL1\r
+#define PILR06_IL2 _pilr06.bit._IL2\r
+#define PILR06_IL3 _pilr06.bit._IL3\r
+#define PILR06_IL4 _pilr06.bit._IL4\r
+#define PILR06_IL5 _pilr06.bit._IL5\r
+#define PILR06_IL6 _pilr06.bit._IL6\r
+#define PILR06_IL7 _pilr06.bit._IL7\r
+__IO_EXTENDED PILR07STR _pilr07;  \r
+#define PILR07 _pilr07.byte\r
+#define PILR07_IL0 _pilr07.bit._IL0\r
+#define PILR07_IL1 _pilr07.bit._IL1\r
+#define PILR07_IL2 _pilr07.bit._IL2\r
+#define PILR07_IL3 _pilr07.bit._IL3\r
+#define PILR07_IL4 _pilr07.bit._IL4\r
+#define PILR07_IL5 _pilr07.bit._IL5\r
+#define PILR07_IL6 _pilr07.bit._IL6\r
+#define PILR07_IL7 _pilr07.bit._IL7\r
+__IO_EXTENDED PILR08STR _pilr08;  \r
+#define PILR08 _pilr08.byte\r
+#define PILR08_IL0 _pilr08.bit._IL0\r
+#define PILR08_IL1 _pilr08.bit._IL1\r
+#define PILR08_IL2 _pilr08.bit._IL2\r
+#define PILR08_IL3 _pilr08.bit._IL3\r
+#define PILR08_IL4 _pilr08.bit._IL4\r
+#define PILR08_IL5 _pilr08.bit._IL5\r
+#define PILR08_IL6 _pilr08.bit._IL6\r
+#define PILR08_IL7 _pilr08.bit._IL7\r
+__IO_EXTENDED PILR09STR _pilr09;  \r
+#define PILR09 _pilr09.byte\r
+#define PILR09_IL0 _pilr09.bit._IL0\r
+#define PILR09_IL1 _pilr09.bit._IL1\r
+#define PILR09_IL2 _pilr09.bit._IL2\r
+#define PILR09_IL3 _pilr09.bit._IL3\r
+#define PILR09_IL4 _pilr09.bit._IL4\r
+#define PILR09_IL5 _pilr09.bit._IL5\r
+#define PILR09_IL6 _pilr09.bit._IL6\r
+#define PILR09_IL7 _pilr09.bit._IL7\r
+__IO_EXTENDED PILR10STR _pilr10;  \r
+#define PILR10 _pilr10.byte\r
+#define PILR10_IL0 _pilr10.bit._IL0\r
+#define PILR10_IL1 _pilr10.bit._IL1\r
+__IO_EXTENDED EPILR00STR _epilr00;  \r
+#define EPILR00 _epilr00.byte\r
+#define EPILR00_EIL0 _epilr00.bit._EIL0\r
+#define EPILR00_EIL1 _epilr00.bit._EIL1\r
+#define EPILR00_EIL2 _epilr00.bit._EIL2\r
+#define EPILR00_EIL3 _epilr00.bit._EIL3\r
+#define EPILR00_EIL4 _epilr00.bit._EIL4\r
+#define EPILR00_EIL5 _epilr00.bit._EIL5\r
+#define EPILR00_EIL6 _epilr00.bit._EIL6\r
+#define EPILR00_EIL7 _epilr00.bit._EIL7\r
+__IO_EXTENDED EPILR01STR _epilr01;  \r
+#define EPILR01 _epilr01.byte\r
+#define EPILR01_EIL0 _epilr01.bit._EIL0\r
+#define EPILR01_EIL1 _epilr01.bit._EIL1\r
+#define EPILR01_EIL2 _epilr01.bit._EIL2\r
+#define EPILR01_EIL3 _epilr01.bit._EIL3\r
+#define EPILR01_EIL4 _epilr01.bit._EIL4\r
+#define EPILR01_EIL5 _epilr01.bit._EIL5\r
+#define EPILR01_EIL6 _epilr01.bit._EIL6\r
+#define EPILR01_EIL7 _epilr01.bit._EIL7\r
+__IO_EXTENDED EPILR02STR _epilr02;  \r
+#define EPILR02 _epilr02.byte\r
+#define EPILR02_EIL0 _epilr02.bit._EIL0\r
+#define EPILR02_EIL1 _epilr02.bit._EIL1\r
+#define EPILR02_EIL2 _epilr02.bit._EIL2\r
+#define EPILR02_EIL3 _epilr02.bit._EIL3\r
+#define EPILR02_EIL4 _epilr02.bit._EIL4\r
+#define EPILR02_EIL5 _epilr02.bit._EIL5\r
+#define EPILR02_EIL6 _epilr02.bit._EIL6\r
+#define EPILR02_EIL7 _epilr02.bit._EIL7\r
+__IO_EXTENDED EPILR03STR _epilr03;  \r
+#define EPILR03 _epilr03.byte\r
+#define EPILR03_EIL0 _epilr03.bit._EIL0\r
+#define EPILR03_EIL1 _epilr03.bit._EIL1\r
+#define EPILR03_EIL2 _epilr03.bit._EIL2\r
+#define EPILR03_EIL3 _epilr03.bit._EIL3\r
+#define EPILR03_EIL4 _epilr03.bit._EIL4\r
+#define EPILR03_EIL5 _epilr03.bit._EIL5\r
+#define EPILR03_EIL6 _epilr03.bit._EIL6\r
+#define EPILR03_EIL7 _epilr03.bit._EIL7\r
+__IO_EXTENDED EPILR04STR _epilr04;  \r
+#define EPILR04 _epilr04.byte\r
+#define EPILR04_EIL0 _epilr04.bit._EIL0\r
+#define EPILR04_EIL1 _epilr04.bit._EIL1\r
+#define EPILR04_EIL2 _epilr04.bit._EIL2\r
+#define EPILR04_EIL3 _epilr04.bit._EIL3\r
+#define EPILR04_EIL4 _epilr04.bit._EIL4\r
+#define EPILR04_EIL5 _epilr04.bit._EIL5\r
+#define EPILR04_EIL6 _epilr04.bit._EIL6\r
+#define EPILR04_EIL7 _epilr04.bit._EIL7\r
+__IO_EXTENDED EPILR05STR _epilr05;  \r
+#define EPILR05 _epilr05.byte\r
+#define EPILR05_EIL0 _epilr05.bit._EIL0\r
+#define EPILR05_EIL1 _epilr05.bit._EIL1\r
+#define EPILR05_EIL2 _epilr05.bit._EIL2\r
+#define EPILR05_EIL3 _epilr05.bit._EIL3\r
+#define EPILR05_EIL4 _epilr05.bit._EIL4\r
+#define EPILR05_EIL5 _epilr05.bit._EIL5\r
+#define EPILR05_EIL6 _epilr05.bit._EIL6\r
+#define EPILR05_EIL7 _epilr05.bit._EIL7\r
+__IO_EXTENDED EPILR06STR _epilr06;  \r
+#define EPILR06 _epilr06.byte\r
+#define EPILR06_EIL0 _epilr06.bit._EIL0\r
+#define EPILR06_EIL1 _epilr06.bit._EIL1\r
+#define EPILR06_EIL2 _epilr06.bit._EIL2\r
+#define EPILR06_EIL3 _epilr06.bit._EIL3\r
+#define EPILR06_EIL4 _epilr06.bit._EIL4\r
+#define EPILR06_EIL5 _epilr06.bit._EIL5\r
+#define EPILR06_EIL6 _epilr06.bit._EIL6\r
+#define EPILR06_EIL7 _epilr06.bit._EIL7\r
+__IO_EXTENDED EPILR07STR _epilr07;  \r
+#define EPILR07 _epilr07.byte\r
+#define EPILR07_EIL0 _epilr07.bit._EIL0\r
+#define EPILR07_EIL1 _epilr07.bit._EIL1\r
+#define EPILR07_EIL2 _epilr07.bit._EIL2\r
+#define EPILR07_EIL3 _epilr07.bit._EIL3\r
+#define EPILR07_EIL4 _epilr07.bit._EIL4\r
+#define EPILR07_EIL5 _epilr07.bit._EIL5\r
+#define EPILR07_EIL6 _epilr07.bit._EIL6\r
+#define EPILR07_EIL7 _epilr07.bit._EIL7\r
+__IO_EXTENDED EPILR08STR _epilr08;  \r
+#define EPILR08 _epilr08.byte\r
+#define EPILR08_EIL0 _epilr08.bit._EIL0\r
+#define EPILR08_EIL1 _epilr08.bit._EIL1\r
+#define EPILR08_EIL2 _epilr08.bit._EIL2\r
+#define EPILR08_EIL3 _epilr08.bit._EIL3\r
+#define EPILR08_EIL4 _epilr08.bit._EIL4\r
+#define EPILR08_EIL5 _epilr08.bit._EIL5\r
+#define EPILR08_EIL6 _epilr08.bit._EIL6\r
+#define EPILR08_EIL7 _epilr08.bit._EIL7\r
+__IO_EXTENDED EPILR09STR _epilr09;  \r
+#define EPILR09 _epilr09.byte\r
+#define EPILR09_EIL0 _epilr09.bit._EIL0\r
+#define EPILR09_EIL1 _epilr09.bit._EIL1\r
+#define EPILR09_EIL2 _epilr09.bit._EIL2\r
+#define EPILR09_EIL3 _epilr09.bit._EIL3\r
+#define EPILR09_EIL4 _epilr09.bit._EIL4\r
+#define EPILR09_EIL5 _epilr09.bit._EIL5\r
+#define EPILR09_EIL6 _epilr09.bit._EIL6\r
+#define EPILR09_EIL7 _epilr09.bit._EIL7\r
+__IO_EXTENDED EPILR10STR _epilr10;  \r
+#define EPILR10 _epilr10.byte\r
+#define EPILR10_EIL0 _epilr10.bit._EIL0\r
+#define EPILR10_EIL1 _epilr10.bit._EIL1\r
+__IO_EXTENDED PODR00STR _podr00;  \r
+#define PODR00 _podr00.byte\r
+#define PODR00_OD0 _podr00.bit._OD0\r
+#define PODR00_OD1 _podr00.bit._OD1\r
+#define PODR00_OD2 _podr00.bit._OD2\r
+#define PODR00_OD3 _podr00.bit._OD3\r
+#define PODR00_OD4 _podr00.bit._OD4\r
+#define PODR00_OD5 _podr00.bit._OD5\r
+#define PODR00_OD6 _podr00.bit._OD6\r
+#define PODR00_OD7 _podr00.bit._OD7\r
+__IO_EXTENDED PODR01STR _podr01;  \r
+#define PODR01 _podr01.byte\r
+#define PODR01_OD0 _podr01.bit._OD0\r
+#define PODR01_OD1 _podr01.bit._OD1\r
+#define PODR01_OD2 _podr01.bit._OD2\r
+#define PODR01_OD3 _podr01.bit._OD3\r
+#define PODR01_OD4 _podr01.bit._OD4\r
+#define PODR01_OD5 _podr01.bit._OD5\r
+#define PODR01_OD6 _podr01.bit._OD6\r
+#define PODR01_OD7 _podr01.bit._OD7\r
+__IO_EXTENDED PODR02STR _podr02;  \r
+#define PODR02 _podr02.byte\r
+#define PODR02_OD0 _podr02.bit._OD0\r
+#define PODR02_OD1 _podr02.bit._OD1\r
+#define PODR02_OD2 _podr02.bit._OD2\r
+#define PODR02_OD3 _podr02.bit._OD3\r
+#define PODR02_OD4 _podr02.bit._OD4\r
+#define PODR02_OD5 _podr02.bit._OD5\r
+#define PODR02_OD6 _podr02.bit._OD6\r
+#define PODR02_OD7 _podr02.bit._OD7\r
+__IO_EXTENDED PODR03STR _podr03;  \r
+#define PODR03 _podr03.byte\r
+#define PODR03_OD0 _podr03.bit._OD0\r
+#define PODR03_OD1 _podr03.bit._OD1\r
+#define PODR03_OD2 _podr03.bit._OD2\r
+#define PODR03_OD3 _podr03.bit._OD3\r
+#define PODR03_OD4 _podr03.bit._OD4\r
+#define PODR03_OD5 _podr03.bit._OD5\r
+#define PODR03_OD6 _podr03.bit._OD6\r
+#define PODR03_OD7 _podr03.bit._OD7\r
+__IO_EXTENDED PODR04STR _podr04;  \r
+#define PODR04 _podr04.byte\r
+#define PODR04_OD0 _podr04.bit._OD0\r
+#define PODR04_OD1 _podr04.bit._OD1\r
+#define PODR04_OD2 _podr04.bit._OD2\r
+#define PODR04_OD3 _podr04.bit._OD3\r
+#define PODR04_OD4 _podr04.bit._OD4\r
+#define PODR04_OD5 _podr04.bit._OD5\r
+#define PODR04_OD6 _podr04.bit._OD6\r
+#define PODR04_OD7 _podr04.bit._OD7\r
+__IO_EXTENDED PODR05STR _podr05;  \r
+#define PODR05 _podr05.byte\r
+#define PODR05_OD0 _podr05.bit._OD0\r
+#define PODR05_OD1 _podr05.bit._OD1\r
+#define PODR05_OD2 _podr05.bit._OD2\r
+#define PODR05_OD3 _podr05.bit._OD3\r
+#define PODR05_OD4 _podr05.bit._OD4\r
+#define PODR05_OD5 _podr05.bit._OD5\r
+#define PODR05_OD6 _podr05.bit._OD6\r
+#define PODR05_OD7 _podr05.bit._OD7\r
+__IO_EXTENDED PODR06STR _podr06;  \r
+#define PODR06 _podr06.byte\r
+#define PODR06_OD0 _podr06.bit._OD0\r
+#define PODR06_OD1 _podr06.bit._OD1\r
+#define PODR06_OD2 _podr06.bit._OD2\r
+#define PODR06_OD3 _podr06.bit._OD3\r
+#define PODR06_OD4 _podr06.bit._OD4\r
+#define PODR06_OD5 _podr06.bit._OD5\r
+#define PODR06_OD6 _podr06.bit._OD6\r
+#define PODR06_OD7 _podr06.bit._OD7\r
+__IO_EXTENDED PODR07STR _podr07;  \r
+#define PODR07 _podr07.byte\r
+#define PODR07_OD0 _podr07.bit._OD0\r
+#define PODR07_OD1 _podr07.bit._OD1\r
+#define PODR07_OD2 _podr07.bit._OD2\r
+#define PODR07_OD3 _podr07.bit._OD3\r
+#define PODR07_OD4 _podr07.bit._OD4\r
+#define PODR07_OD5 _podr07.bit._OD5\r
+#define PODR07_OD6 _podr07.bit._OD6\r
+#define PODR07_OD7 _podr07.bit._OD7\r
+__IO_EXTENDED PODR08STR _podr08;  \r
+#define PODR08 _podr08.byte\r
+#define PODR08_OD0 _podr08.bit._OD0\r
+#define PODR08_OD1 _podr08.bit._OD1\r
+#define PODR08_OD2 _podr08.bit._OD2\r
+#define PODR08_OD3 _podr08.bit._OD3\r
+#define PODR08_OD4 _podr08.bit._OD4\r
+#define PODR08_OD5 _podr08.bit._OD5\r
+#define PODR08_OD6 _podr08.bit._OD6\r
+#define PODR08_OD7 _podr08.bit._OD7\r
+__IO_EXTENDED PODR09STR _podr09;  \r
+#define PODR09 _podr09.byte\r
+#define PODR09_OD0 _podr09.bit._OD0\r
+#define PODR09_OD1 _podr09.bit._OD1\r
+#define PODR09_OD2 _podr09.bit._OD2\r
+#define PODR09_OD3 _podr09.bit._OD3\r
+#define PODR09_OD4 _podr09.bit._OD4\r
+#define PODR09_OD5 _podr09.bit._OD5\r
+#define PODR09_OD6 _podr09.bit._OD6\r
+#define PODR09_OD7 _podr09.bit._OD7\r
+__IO_EXTENDED PODR10STR _podr10;  \r
+#define PODR10 _podr10.byte\r
+#define PODR10_OD0 _podr10.bit._OD0\r
+#define PODR10_OD1 _podr10.bit._OD1\r
+__IO_EXTENDED PHDR08STR _phdr08;  \r
+#define PHDR08 _phdr08.byte\r
+#define PHDR08_HD0 _phdr08.bit._HD0\r
+#define PHDR08_HD1 _phdr08.bit._HD1\r
+#define PHDR08_HD2 _phdr08.bit._HD2\r
+#define PHDR08_HD3 _phdr08.bit._HD3\r
+#define PHDR08_HD4 _phdr08.bit._HD4\r
+#define PHDR08_HD5 _phdr08.bit._HD5\r
+#define PHDR08_HD6 _phdr08.bit._HD6\r
+#define PHDR08_HD7 _phdr08.bit._HD7\r
+__IO_EXTENDED PHDR09STR _phdr09;  \r
+#define PHDR09 _phdr09.byte\r
+#define PHDR09_HD0 _phdr09.bit._HD0\r
+#define PHDR09_HD1 _phdr09.bit._HD1\r
+#define PHDR09_HD2 _phdr09.bit._HD2\r
+#define PHDR09_HD3 _phdr09.bit._HD3\r
+#define PHDR09_HD4 _phdr09.bit._HD4\r
+#define PHDR09_HD5 _phdr09.bit._HD5\r
+#define PHDR09_HD6 _phdr09.bit._HD6\r
+#define PHDR09_HD7 _phdr09.bit._HD7\r
+__IO_EXTENDED PHDR10STR _phdr10;  \r
+#define PHDR10 _phdr10.byte\r
+#define PHDR10_HD0 _phdr10.bit._HD0\r
+#define PHDR10_HD1 _phdr10.bit._HD1\r
+#define PHDR10_HD2 _phdr10.bit._HD2\r
+#define PHDR10_HD3 _phdr10.bit._HD3\r
+#define PHDR10_HD4 _phdr10.bit._HD4\r
+#define PHDR10_HD5 _phdr10.bit._HD5\r
+#define PHDR10_HD6 _phdr10.bit._HD6\r
+#define PHDR10_HD7 _phdr10.bit._HD7\r
+__IO_EXTENDED PUCR00STR _pucr00;  \r
+#define PUCR00 _pucr00.byte\r
+#define PUCR00_PU0 _pucr00.bit._PU0\r
+#define PUCR00_PU1 _pucr00.bit._PU1\r
+#define PUCR00_PU2 _pucr00.bit._PU2\r
+#define PUCR00_PU3 _pucr00.bit._PU3\r
+#define PUCR00_PU4 _pucr00.bit._PU4\r
+#define PUCR00_PU5 _pucr00.bit._PU5\r
+#define PUCR00_PU6 _pucr00.bit._PU6\r
+#define PUCR00_PU7 _pucr00.bit._PU7\r
+__IO_EXTENDED PUCR01STR _pucr01;  \r
+#define PUCR01 _pucr01.byte\r
+#define PUCR01_PU0 _pucr01.bit._PU0\r
+#define PUCR01_PU1 _pucr01.bit._PU1\r
+#define PUCR01_PU2 _pucr01.bit._PU2\r
+#define PUCR01_PU3 _pucr01.bit._PU3\r
+#define PUCR01_PU4 _pucr01.bit._PU4\r
+#define PUCR01_PU5 _pucr01.bit._PU5\r
+#define PUCR01_PU6 _pucr01.bit._PU6\r
+#define PUCR01_PU7 _pucr01.bit._PU7\r
+__IO_EXTENDED PUCR02STR _pucr02;  \r
+#define PUCR02 _pucr02.byte\r
+#define PUCR02_PU0 _pucr02.bit._PU0\r
+#define PUCR02_PU1 _pucr02.bit._PU1\r
+#define PUCR02_PU2 _pucr02.bit._PU2\r
+#define PUCR02_PU3 _pucr02.bit._PU3\r
+#define PUCR02_PU4 _pucr02.bit._PU4\r
+#define PUCR02_PU5 _pucr02.bit._PU5\r
+#define PUCR02_PU6 _pucr02.bit._PU6\r
+#define PUCR02_PU7 _pucr02.bit._PU7\r
+__IO_EXTENDED PUCR03STR _pucr03;  \r
+#define PUCR03 _pucr03.byte\r
+#define PUCR03_PU0 _pucr03.bit._PU0\r
+#define PUCR03_PU1 _pucr03.bit._PU1\r
+#define PUCR03_PU2 _pucr03.bit._PU2\r
+#define PUCR03_PU3 _pucr03.bit._PU3\r
+#define PUCR03_PU4 _pucr03.bit._PU4\r
+#define PUCR03_PU5 _pucr03.bit._PU5\r
+#define PUCR03_PU6 _pucr03.bit._PU6\r
+#define PUCR03_PU7 _pucr03.bit._PU7\r
+__IO_EXTENDED PUCR04STR _pucr04;  \r
+#define PUCR04 _pucr04.byte\r
+#define PUCR04_PU0 _pucr04.bit._PU0\r
+#define PUCR04_PU1 _pucr04.bit._PU1\r
+#define PUCR04_PU2 _pucr04.bit._PU2\r
+#define PUCR04_PU3 _pucr04.bit._PU3\r
+#define PUCR04_PU4 _pucr04.bit._PU4\r
+#define PUCR04_PU5 _pucr04.bit._PU5\r
+#define PUCR04_PU6 _pucr04.bit._PU6\r
+#define PUCR04_PU7 _pucr04.bit._PU7\r
+__IO_EXTENDED PUCR05STR _pucr05;  \r
+#define PUCR05 _pucr05.byte\r
+#define PUCR05_PU0 _pucr05.bit._PU0\r
+#define PUCR05_PU1 _pucr05.bit._PU1\r
+#define PUCR05_PU2 _pucr05.bit._PU2\r
+#define PUCR05_PU3 _pucr05.bit._PU3\r
+#define PUCR05_PU4 _pucr05.bit._PU4\r
+#define PUCR05_PU5 _pucr05.bit._PU5\r
+#define PUCR05_PU6 _pucr05.bit._PU6\r
+#define PUCR05_PU7 _pucr05.bit._PU7\r
+__IO_EXTENDED PUCR06STR _pucr06;  \r
+#define PUCR06 _pucr06.byte\r
+#define PUCR06_PU0 _pucr06.bit._PU0\r
+#define PUCR06_PU1 _pucr06.bit._PU1\r
+#define PUCR06_PU2 _pucr06.bit._PU2\r
+#define PUCR06_PU3 _pucr06.bit._PU3\r
+#define PUCR06_PU4 _pucr06.bit._PU4\r
+#define PUCR06_PU5 _pucr06.bit._PU5\r
+#define PUCR06_PU6 _pucr06.bit._PU6\r
+#define PUCR06_PU7 _pucr06.bit._PU7\r
+__IO_EXTENDED PUCR07STR _pucr07;  \r
+#define PUCR07 _pucr07.byte\r
+#define PUCR07_PU0 _pucr07.bit._PU0\r
+#define PUCR07_PU1 _pucr07.bit._PU1\r
+#define PUCR07_PU2 _pucr07.bit._PU2\r
+#define PUCR07_PU3 _pucr07.bit._PU3\r
+#define PUCR07_PU4 _pucr07.bit._PU4\r
+#define PUCR07_PU5 _pucr07.bit._PU5\r
+#define PUCR07_PU6 _pucr07.bit._PU6\r
+#define PUCR07_PU7 _pucr07.bit._PU7\r
+__IO_EXTENDED PUCR08STR _pucr08;  \r
+#define PUCR08 _pucr08.byte\r
+#define PUCR08_PU0 _pucr08.bit._PU0\r
+#define PUCR08_PU1 _pucr08.bit._PU1\r
+#define PUCR08_PU2 _pucr08.bit._PU2\r
+#define PUCR08_PU3 _pucr08.bit._PU3\r
+#define PUCR08_PU4 _pucr08.bit._PU4\r
+#define PUCR08_PU5 _pucr08.bit._PU5\r
+#define PUCR08_PU6 _pucr08.bit._PU6\r
+#define PUCR08_PU7 _pucr08.bit._PU7\r
+__IO_EXTENDED PUCR09STR _pucr09;  \r
+#define PUCR09 _pucr09.byte\r
+#define PUCR09_PU0 _pucr09.bit._PU0\r
+#define PUCR09_PU1 _pucr09.bit._PU1\r
+#define PUCR09_PU2 _pucr09.bit._PU2\r
+#define PUCR09_PU3 _pucr09.bit._PU3\r
+#define PUCR09_PU4 _pucr09.bit._PU4\r
+#define PUCR09_PU5 _pucr09.bit._PU5\r
+#define PUCR09_PU6 _pucr09.bit._PU6\r
+#define PUCR09_PU7 _pucr09.bit._PU7\r
+__IO_EXTENDED PUCR10STR _pucr10;  \r
+#define PUCR10 _pucr10.byte\r
+#define PUCR10_PU0 _pucr10.bit._PU0\r
+#define PUCR10_PU1 _pucr10.bit._PU1\r
+__IO_EXTENDED EPSR00STR _epsr00;  \r
+#define EPSR00 _epsr00.byte\r
+#define EPSR00_PS0 _epsr00.bit._PS0\r
+#define EPSR00_PS1 _epsr00.bit._PS1\r
+#define EPSR00_PS2 _epsr00.bit._PS2\r
+#define EPSR00_PS3 _epsr00.bit._PS3\r
+#define EPSR00_PS4 _epsr00.bit._PS4\r
+#define EPSR00_PS5 _epsr00.bit._PS5\r
+#define EPSR00_PS6 _epsr00.bit._PS6\r
+#define EPSR00_PS7 _epsr00.bit._PS7\r
+__IO_EXTENDED EPSR01STR _epsr01;  \r
+#define EPSR01 _epsr01.byte\r
+#define EPSR01_PS0 _epsr01.bit._PS0\r
+#define EPSR01_PS1 _epsr01.bit._PS1\r
+#define EPSR01_PS2 _epsr01.bit._PS2\r
+#define EPSR01_PS3 _epsr01.bit._PS3\r
+#define EPSR01_PS4 _epsr01.bit._PS4\r
+#define EPSR01_PS5 _epsr01.bit._PS5\r
+#define EPSR01_PS6 _epsr01.bit._PS6\r
+#define EPSR01_PS7 _epsr01.bit._PS7\r
+__IO_EXTENDED EPSR02STR _epsr02;  \r
+#define EPSR02 _epsr02.byte\r
+#define EPSR02_PS0 _epsr02.bit._PS0\r
+#define EPSR02_PS1 _epsr02.bit._PS1\r
+#define EPSR02_PS2 _epsr02.bit._PS2\r
+#define EPSR02_PS3 _epsr02.bit._PS3\r
+#define EPSR02_PS4 _epsr02.bit._PS4\r
+#define EPSR02_PS5 _epsr02.bit._PS5\r
+#define EPSR02_PS6 _epsr02.bit._PS6\r
+#define EPSR02_PS7 _epsr02.bit._PS7\r
+__IO_EXTENDED EPSR03STR _epsr03;  \r
+#define EPSR03 _epsr03.byte\r
+#define EPSR03_PS0 _epsr03.bit._PS0\r
+#define EPSR03_PS1 _epsr03.bit._PS1\r
+#define EPSR03_PS2 _epsr03.bit._PS2\r
+#define EPSR03_PS3 _epsr03.bit._PS3\r
+#define EPSR03_PS4 _epsr03.bit._PS4\r
+#define EPSR03_PS5 _epsr03.bit._PS5\r
+#define EPSR03_PS6 _epsr03.bit._PS6\r
+#define EPSR03_PS7 _epsr03.bit._PS7\r
+__IO_EXTENDED EPSR04STR _epsr04;  \r
+#define EPSR04 _epsr04.byte\r
+#define EPSR04_PS0 _epsr04.bit._PS0\r
+#define EPSR04_PS1 _epsr04.bit._PS1\r
+#define EPSR04_PS2 _epsr04.bit._PS2\r
+#define EPSR04_PS3 _epsr04.bit._PS3\r
+#define EPSR04_PS4 _epsr04.bit._PS4\r
+#define EPSR04_PS5 _epsr04.bit._PS5\r
+#define EPSR04_PS6 _epsr04.bit._PS6\r
+#define EPSR04_PS7 _epsr04.bit._PS7\r
+__IO_EXTENDED EPSR05STR _epsr05;  \r
+#define EPSR05 _epsr05.byte\r
+#define EPSR05_PS0 _epsr05.bit._PS0\r
+#define EPSR05_PS1 _epsr05.bit._PS1\r
+#define EPSR05_PS2 _epsr05.bit._PS2\r
+#define EPSR05_PS3 _epsr05.bit._PS3\r
+#define EPSR05_PS4 _epsr05.bit._PS4\r
+#define EPSR05_PS5 _epsr05.bit._PS5\r
+#define EPSR05_PS6 _epsr05.bit._PS6\r
+#define EPSR05_PS7 _epsr05.bit._PS7\r
+__IO_EXTENDED EPSR06STR _epsr06;  \r
+#define EPSR06 _epsr06.byte\r
+#define EPSR06_PS0 _epsr06.bit._PS0\r
+#define EPSR06_PS1 _epsr06.bit._PS1\r
+#define EPSR06_PS2 _epsr06.bit._PS2\r
+#define EPSR06_PS3 _epsr06.bit._PS3\r
+#define EPSR06_PS4 _epsr06.bit._PS4\r
+#define EPSR06_PS5 _epsr06.bit._PS5\r
+#define EPSR06_PS6 _epsr06.bit._PS6\r
+#define EPSR06_PS7 _epsr06.bit._PS7\r
+__IO_EXTENDED EPSR07STR _epsr07;  \r
+#define EPSR07 _epsr07.byte\r
+#define EPSR07_PS0 _epsr07.bit._PS0\r
+#define EPSR07_PS1 _epsr07.bit._PS1\r
+#define EPSR07_PS2 _epsr07.bit._PS2\r
+#define EPSR07_PS3 _epsr07.bit._PS3\r
+#define EPSR07_PS4 _epsr07.bit._PS4\r
+#define EPSR07_PS5 _epsr07.bit._PS5\r
+#define EPSR07_PS6 _epsr07.bit._PS6\r
+#define EPSR07_PS7 _epsr07.bit._PS7\r
+__IO_EXTENDED EPSR08STR _epsr08;  \r
+#define EPSR08 _epsr08.byte\r
+#define EPSR08_PS0 _epsr08.bit._PS0\r
+#define EPSR08_PS1 _epsr08.bit._PS1\r
+#define EPSR08_PS2 _epsr08.bit._PS2\r
+#define EPSR08_PS3 _epsr08.bit._PS3\r
+#define EPSR08_PS4 _epsr08.bit._PS4\r
+#define EPSR08_PS5 _epsr08.bit._PS5\r
+#define EPSR08_PS6 _epsr08.bit._PS6\r
+#define EPSR08_PS7 _epsr08.bit._PS7\r
+__IO_EXTENDED EPSR09STR _epsr09;  \r
+#define EPSR09 _epsr09.byte\r
+#define EPSR09_PS0 _epsr09.bit._PS0\r
+#define EPSR09_PS1 _epsr09.bit._PS1\r
+#define EPSR09_PS2 _epsr09.bit._PS2\r
+#define EPSR09_PS3 _epsr09.bit._PS3\r
+#define EPSR09_PS4 _epsr09.bit._PS4\r
+#define EPSR09_PS5 _epsr09.bit._PS5\r
+#define EPSR09_PS6 _epsr09.bit._PS6\r
+#define EPSR09_PS7 _epsr09.bit._PS7\r
+__IO_EXTENDED EPSR10STR _epsr10;  \r
+#define EPSR10 _epsr10.byte\r
+#define EPSR10_PS0 _epsr10.bit._PS0\r
+#define EPSR10_PS1 _epsr10.bit._PS1\r
+__IO_EXTENDED ADER0STR _ader0;  \r
+#define ADER0 _ader0.byte\r
+#define ADER0_ADE0 _ader0.bit._ADE0\r
+#define ADER0_ADE1 _ader0.bit._ADE1\r
+#define ADER0_ADE2 _ader0.bit._ADE2\r
+#define ADER0_ADE3 _ader0.bit._ADE3\r
+#define ADER0_ADE4 _ader0.bit._ADE4\r
+#define ADER0_ADE5 _ader0.bit._ADE5\r
+#define ADER0_ADE6 _ader0.bit._ADE6\r
+#define ADER0_ADE7 _ader0.bit._ADE7\r
+__IO_EXTENDED ADER1STR _ader1;  \r
+#define ADER1 _ader1.byte\r
+#define ADER1_ADE8 _ader1.bit._ADE8\r
+#define ADER1_ADE9 _ader1.bit._ADE9\r
+#define ADER1_ADE10 _ader1.bit._ADE10\r
+#define ADER1_ADE11 _ader1.bit._ADE11\r
+#define ADER1_ADE12 _ader1.bit._ADE12\r
+#define ADER1_ADE13 _ader1.bit._ADE13\r
+#define ADER1_ADE14 _ader1.bit._ADE14\r
+#define ADER1_ADE15 _ader1.bit._ADE15\r
+__IO_EXTENDED ADER2STR _ader2;  \r
+#define ADER2 _ader2.byte\r
+#define ADER2_ADE16 _ader2.bit._ADE16\r
+#define ADER2_ADE17 _ader2.bit._ADE17\r
+#define ADER2_ADE18 _ader2.bit._ADE18\r
+#define ADER2_ADE19 _ader2.bit._ADE19\r
+#define ADER2_ADE20 _ader2.bit._ADE20\r
+#define ADER2_ADE21 _ader2.bit._ADE21\r
+#define ADER2_ADE22 _ader2.bit._ADE22\r
+#define ADER2_ADE23 _ader2.bit._ADE23\r
+__IO_EXTENDED PRRR0STR _prrr0;  \r
+#define PRRR0 _prrr0.byte\r
+#define PRRR0_INT0_R _prrr0.bit._INT0_R\r
+#define PRRR0_INT1_R _prrr0.bit._INT1_R\r
+#define PRRR0_INT2_R _prrr0.bit._INT2_R\r
+#define PRRR0_INT3_R _prrr0.bit._INT3_R\r
+#define PRRR0_INT4_R _prrr0.bit._INT4_R\r
+#define PRRR0_INT5_R _prrr0.bit._INT5_R\r
+#define PRRR0_INT6_R _prrr0.bit._INT6_R\r
+#define PRRR0_INT7_R _prrr0.bit._INT7_R\r
+__IO_EXTENDED PRRR1STR _prrr1;  \r
+#define PRRR1 _prrr1.byte\r
+#define PRRR1_INT8_R _prrr1.bit._INT8_R\r
+#define PRRR1_INT9_R _prrr1.bit._INT9_R\r
+#define PRRR1_INT10_R _prrr1.bit._INT10_R\r
+#define PRRR1_INT11_R _prrr1.bit._INT11_R\r
+#define PRRR1_INT12_R _prrr1.bit._INT12_R\r
+#define PRRR1_INT13_R _prrr1.bit._INT13_R\r
+#define PRRR1_INT14_R _prrr1.bit._INT14_R\r
+#define PRRR1_INT15_R _prrr1.bit._INT15_R\r
+__IO_EXTENDED PRRR2STR _prrr2;  \r
+#define PRRR2 _prrr2.byte\r
+#define PRRR2_PPG0_R _prrr2.bit._PPG0_R\r
+#define PRRR2_PPG1_R _prrr2.bit._PPG1_R\r
+#define PRRR2_PPG2_R _prrr2.bit._PPG2_R\r
+#define PRRR2_PPG3_R _prrr2.bit._PPG3_R\r
+#define PRRR2_PPG4_R _prrr2.bit._PPG4_R\r
+#define PRRR2_PPG5_R _prrr2.bit._PPG5_R\r
+#define PRRR2_PPG6_R _prrr2.bit._PPG6_R\r
+#define PRRR2_PPG7_R _prrr2.bit._PPG7_R\r
+__IO_EXTENDED PRRR3STR _prrr3;  \r
+#define PRRR3 _prrr3.byte\r
+#define PRRR3_TIN0_R _prrr3.bit._TIN0_R\r
+#define PRRR3_TOT0_R _prrr3.bit._TOT0_R\r
+#define PRRR3_TIN1_R _prrr3.bit._TIN1_R\r
+#define PRRR3_TOT1_R _prrr3.bit._TOT1_R\r
+#define PRRR3_TIN2_R _prrr3.bit._TIN2_R\r
+#define PRRR3_TOT2_R _prrr3.bit._TOT2_R\r
+#define PRRR3_TIN3_R _prrr3.bit._TIN3_R\r
+#define PRRR3_TOT3_R _prrr3.bit._TOT3_R\r
+__IO_EXTENDED PRRR4STR _prrr4;  \r
+#define PRRR4 _prrr4.byte\r
+#define PRRR4_IN0_R _prrr4.bit._IN0_R\r
+#define PRRR4_IN1_R _prrr4.bit._IN1_R\r
+#define PRRR4_IN2_R _prrr4.bit._IN2_R\r
+#define PRRR4_IN3_R _prrr4.bit._IN3_R\r
+#define PRRR4_IN4_R _prrr4.bit._IN4_R\r
+#define PRRR4_IN5_R _prrr4.bit._IN5_R\r
+#define PRRR4_IN6_R _prrr4.bit._IN6_R\r
+#define PRRR4_IN7_R _prrr4.bit._IN7_R\r
+__IO_EXTENDED PRRR5STR _prrr5;  \r
+#define PRRR5 _prrr5.byte\r
+#define PRRR5_OUT0_R _prrr5.bit._OUT0_R\r
+#define PRRR5_OUT1_R _prrr5.bit._OUT1_R\r
+#define PRRR5_OUT2_R _prrr5.bit._OUT2_R\r
+#define PRRR5_OUT3_R _prrr5.bit._OUT3_R\r
+#define PRRR5_OUT6_R _prrr5.bit._OUT6_R\r
+#define PRRR5_OUT7_R _prrr5.bit._OUT7_R\r
+__IO_EXTENDED PRRR6STR _prrr6;  \r
+#define PRRR6 _prrr6.byte\r
+#define PRRR6_SGO0_R _prrr6.bit._SGO0_R\r
+#define PRRR6_SGA0_R _prrr6.bit._SGA0_R\r
+#define PRRR6_FRCK0_R _prrr6.bit._FRCK0_R\r
+#define PRRR6_SIN2_R _prrr6.bit._SIN2_R\r
+#define PRRR6_SOT2_R _prrr6.bit._SOT2_R\r
+#define PRRR6_SCK2_R _prrr6.bit._SCK2_R\r
+#define PRRR6_CKOT1_R _prrr6.bit._CKOT1_R\r
+#define PRRR6_CKOTX1_R _prrr6.bit._CKOTX1_R\r
+__IO_EXTENDED PRRR7STR _prrr7;  \r
+#define PRRR7 _prrr7.byte\r
+#define PRRR7_ADTG_R _prrr7.bit._ADTG_R\r
+#define PRRR7_NMI_R _prrr7.bit._NMI_R\r
+#define PRRR7_CS3_R _prrr7.bit._CS3_R\r
+#define PRRR7_INT3_R1 _prrr7.bit._INT3_R1\r
+#define PRRR7_INT4_R1 _prrr7.bit._INT4_R1\r
+#define PRRR7_INT5_R1 _prrr7.bit._INT5_R1\r
+#define PRRR7_RX2_R _prrr7.bit._RX2_R\r
+#define PRRR7_TX2_R _prrr7.bit._TX2_R\r
+__IO_EXTENDED PRRR8STR _prrr8;  \r
+#define PRRR8 _prrr8.byte\r
+#define PRRR8_SIN7_R _prrr8.bit._SIN7_R\r
+#define PRRR8_SOT7_R _prrr8.bit._SOT7_R\r
+#define PRRR8_SCK7_R _prrr8.bit._SCK7_R\r
+#define PRRR8_SIN8_R _prrr8.bit._SIN8_R\r
+#define PRRR8_SOT8_R _prrr8.bit._SOT8_R\r
+#define PRRR8_SCK8_R _prrr8.bit._SCK8_R\r
+#define PRRR8_SIN9_R _prrr8.bit._SIN9_R\r
+#define PRRR8_SOT9_R _prrr8.bit._SOT9_R\r
+__IO_EXTENDED PRRR9STR _prrr9;  \r
+#define PRRR9 _prrr9.byte\r
+#define PRRR9_SCK9_R _prrr9.bit._SCK9_R\r
+#define PRRR9_SGO1_R _prrr9.bit._SGO1_R\r
+#define PRRR9_SGA1_R _prrr9.bit._SGA1_R\r
+#define PRRR9_FRCK2_R _prrr9.bit._FRCK2_R\r
+#define PRRR9_OUT10_R _prrr9.bit._OUT10_R\r
+#define PRRR9_CKOT0_R _prrr9.bit._CKOT0_R\r
+__IO_EXTENDED WTBR0STR _wtbr0;  \r
+#define WTBR0 _wtbr0.word\r
+#define WTBR0_D0 _wtbr0.bit._D0\r
+#define WTBR0_D1 _wtbr0.bit._D1\r
+#define WTBR0_D2 _wtbr0.bit._D2\r
+#define WTBR0_D3 _wtbr0.bit._D3\r
+#define WTBR0_D4 _wtbr0.bit._D4\r
+#define WTBR0_D5 _wtbr0.bit._D5\r
+#define WTBR0_D6 _wtbr0.bit._D6\r
+#define WTBR0_D7 _wtbr0.bit._D7\r
+#define WTBR0_D8 _wtbr0.bit._D8\r
+#define WTBR0_D9 _wtbr0.bit._D9\r
+#define WTBR0_D10 _wtbr0.bit._D10\r
+#define WTBR0_D11 _wtbr0.bit._D11\r
+#define WTBR0_D12 _wtbr0.bit._D12\r
+#define WTBR0_D13 _wtbr0.bit._D13\r
+#define WTBR0_D14 _wtbr0.bit._D14\r
+#define WTBR0_D15 _wtbr0.bit._D15\r
+#define WTBR0_D _wtbr0.bitc._D\r
+__IO_EXTENDED WTBRL0STR _wtbrl0;  \r
+#define WTBRL0 _wtbrl0.byte\r
+#define WTBRL0_D0 _wtbrl0.bit._D0\r
+#define WTBRL0_D1 _wtbrl0.bit._D1\r
+#define WTBRL0_D2 _wtbrl0.bit._D2\r
+#define WTBRL0_D3 _wtbrl0.bit._D3\r
+#define WTBRL0_D4 _wtbrl0.bit._D4\r
+#define WTBRL0_D5 _wtbrl0.bit._D5\r
+#define WTBRL0_D6 _wtbrl0.bit._D6\r
+#define WTBRL0_D7 _wtbrl0.bit._D7\r
+__IO_EXTENDED WTBRH0STR _wtbrh0;  \r
+#define WTBRH0 _wtbrh0.byte\r
+#define WTBRH0_D8 _wtbrh0.bit._D8\r
+#define WTBRH0_D9 _wtbrh0.bit._D9\r
+#define WTBRH0_D10 _wtbrh0.bit._D10\r
+#define WTBRH0_D11 _wtbrh0.bit._D11\r
+#define WTBRH0_D12 _wtbrh0.bit._D12\r
+#define WTBRH0_D13 _wtbrh0.bit._D13\r
+#define WTBRH0_D14 _wtbrh0.bit._D14\r
+#define WTBRH0_D15 _wtbrh0.bit._D15\r
+__IO_EXTENDED WTBR1STR _wtbr1;  \r
+#define WTBR1 _wtbr1.byte\r
+#define WTBR1_D16 _wtbr1.bit._D16\r
+#define WTBR1_D17 _wtbr1.bit._D17\r
+#define WTBR1_D18 _wtbr1.bit._D18\r
+#define WTBR1_D19 _wtbr1.bit._D19\r
+#define WTBR1_D20 _wtbr1.bit._D20\r
+#define WTBR1_D1 _wtbr1.bitc._D1\r
+__IO_EXTENDED WTSRSTR _wtsr;  \r
+#define WTSR _wtsr.byte\r
+#define WTSR_S0 _wtsr.bit._S0\r
+#define WTSR_S1 _wtsr.bit._S1\r
+#define WTSR_S2 _wtsr.bit._S2\r
+#define WTSR_S3 _wtsr.bit._S3\r
+#define WTSR_S4 _wtsr.bit._S4\r
+#define WTSR_S5 _wtsr.bit._S5\r
+#define WTSR_S _wtsr.bitc._S\r
+__IO_EXTENDED WTMRSTR _wtmr;  \r
+#define WTMR _wtmr.byte\r
+#define WTMR_M0 _wtmr.bit._M0\r
+#define WTMR_M1 _wtmr.bit._M1\r
+#define WTMR_M2 _wtmr.bit._M2\r
+#define WTMR_M3 _wtmr.bit._M3\r
+#define WTMR_M4 _wtmr.bit._M4\r
+#define WTMR_M5 _wtmr.bit._M5\r
+#define WTMR_M _wtmr.bitc._M\r
+__IO_EXTENDED WTHRSTR _wthr;  \r
+#define WTHR _wthr.byte\r
+#define WTHR_H0 _wthr.bit._H0\r
+#define WTHR_H1 _wthr.bit._H1\r
+#define WTHR_H2 _wthr.bit._H2\r
+#define WTHR_H3 _wthr.bit._H3\r
+#define WTHR_H4 _wthr.bit._H4\r
+#define WTHR_H _wthr.bitc._H\r
+__IO_EXTENDED WTCERSTR _wtcer;  \r
+#define WTCER _wtcer.byte\r
+#define WTCER_INT4 _wtcer.bit._INT4\r
+#define WTCER_INTE4 _wtcer.bit._INTE4\r
+__IO_EXTENDED WTCKSRSTR _wtcksr;  \r
+#define WTCKSR _wtcksr.byte\r
+#define WTCKSR_CKSEL0 _wtcksr.bit._CKSEL0\r
+#define WTCKSR_CKSEL1 _wtcksr.bit._CKSEL1\r
+#define WTCKSR_CKSEL _wtcksr.bitc._CKSEL\r
+__IO_EXTENDED WTCRSTR _wtcr;  \r
+#define WTCR _wtcr.word\r
+#define WTCR_ST _wtcr.bit._ST\r
+#define WTCR_OE _wtcr.bit._OE\r
+#define WTCR_UPDT _wtcr.bit._UPDT\r
+#define WTCR_RUN _wtcr.bit._RUN\r
+#define WTCR_INT0 _wtcr.bit._INT0\r
+#define WTCR_INTE0 _wtcr.bit._INTE0\r
+#define WTCR_INT1 _wtcr.bit._INT1\r
+#define WTCR_INTE1 _wtcr.bit._INTE1\r
+#define WTCR_INT2 _wtcr.bit._INT2\r
+#define WTCR_INTE2 _wtcr.bit._INTE2\r
+#define WTCR_INT3 _wtcr.bit._INT3\r
+#define WTCR_INTE3 _wtcr.bit._INTE3\r
+__IO_EXTENDED WTCRLSTR _wtcrl;  \r
+#define WTCRL _wtcrl.byte\r
+#define WTCRL_ST _wtcrl.bit._ST\r
+#define WTCRL_OE _wtcrl.bit._OE\r
+#define WTCRL_UPDT _wtcrl.bit._UPDT\r
+#define WTCRL_RUN _wtcrl.bit._RUN\r
+__IO_EXTENDED WTCRHSTR _wtcrh;  \r
+#define WTCRH _wtcrh.byte\r
+#define WTCRH_INT0 _wtcrh.bit._INT0\r
+#define WTCRH_INTE0 _wtcrh.bit._INTE0\r
+#define WTCRH_INT1 _wtcrh.bit._INT1\r
+#define WTCRH_INTE1 _wtcrh.bit._INTE1\r
+#define WTCRH_INT2 _wtcrh.bit._INT2\r
+#define WTCRH_INTE2 _wtcrh.bit._INTE2\r
+#define WTCRH_INT3 _wtcrh.bit._INT3\r
+#define WTCRH_INTE3 _wtcrh.bit._INTE3\r
+__IO_EXTENDED CUCRSTR _cucr;  \r
+#define CUCR _cucr.byte\r
+#define CUCR_INTEN _cucr.bit._INTEN\r
+#define CUCR_INT _cucr.bit._INT\r
+#define CUCR_CKSEL _cucr.bit._CKSEL\r
+#define CUCR_STRT _cucr.bit._STRT\r
+#define CUCR_RESV _cucr.bit._RESV\r
+__IO_EXTENDED CUTDSTR _cutd;  \r
+#define CUTD _cutd.word\r
+#define CUTD_TDD0 _cutd.bit._TDD0\r
+#define CUTD_TDD1 _cutd.bit._TDD1\r
+#define CUTD_TDD2 _cutd.bit._TDD2\r
+#define CUTD_TDD3 _cutd.bit._TDD3\r
+#define CUTD_TDD4 _cutd.bit._TDD4\r
+#define CUTD_TDD5 _cutd.bit._TDD5\r
+#define CUTD_TDD6 _cutd.bit._TDD6\r
+#define CUTD_TDD7 _cutd.bit._TDD7\r
+#define CUTD_TDD8 _cutd.bit._TDD8\r
+#define CUTD_TDD9 _cutd.bit._TDD9\r
+#define CUTD_TDD10 _cutd.bit._TDD10\r
+#define CUTD_TDD11 _cutd.bit._TDD11\r
+#define CUTD_TDD12 _cutd.bit._TDD12\r
+#define CUTD_TDD13 _cutd.bit._TDD13\r
+#define CUTD_TDD14 _cutd.bit._TDD14\r
+#define CUTD_TDD15 _cutd.bit._TDD15\r
+#define CUTD_TDD _cutd.bitc._TDD\r
+__IO_EXTENDED CUTDLSTR _cutdl;  \r
+#define CUTDL _cutdl.byte\r
+#define CUTDL_TDD0 _cutdl.bit._TDD0\r
+#define CUTDL_TDD1 _cutdl.bit._TDD1\r
+#define CUTDL_TDD2 _cutdl.bit._TDD2\r
+#define CUTDL_TDD3 _cutdl.bit._TDD3\r
+#define CUTDL_TDD4 _cutdl.bit._TDD4\r
+#define CUTDL_TDD5 _cutdl.bit._TDD5\r
+#define CUTDL_TDD6 _cutdl.bit._TDD6\r
+#define CUTDL_TDD7 _cutdl.bit._TDD7\r
+__IO_EXTENDED CUTDHSTR _cutdh;  \r
+#define CUTDH _cutdh.byte\r
+#define CUTDH_TDD8 _cutdh.bit._TDD8\r
+#define CUTDH_TDD9 _cutdh.bit._TDD9\r
+#define CUTDH_TDD10 _cutdh.bit._TDD10\r
+#define CUTDH_TDD11 _cutdh.bit._TDD11\r
+#define CUTDH_TDD12 _cutdh.bit._TDD12\r
+#define CUTDH_TDD13 _cutdh.bit._TDD13\r
+#define CUTDH_TDD14 _cutdh.bit._TDD14\r
+#define CUTDH_TDD15 _cutdh.bit._TDD15\r
+__IO_EXTENDED CUTRSTR _cutr;  \r
+#define CUTR _cutr.lword\r
+#define CUTR_TDR0 _cutr.bit._TDR0\r
+#define CUTR_TDR1 _cutr.bit._TDR1\r
+#define CUTR_TDR2 _cutr.bit._TDR2\r
+#define CUTR_TDR3 _cutr.bit._TDR3\r
+#define CUTR_TDR4 _cutr.bit._TDR4\r
+#define CUTR_TDR5 _cutr.bit._TDR5\r
+#define CUTR_TDR6 _cutr.bit._TDR6\r
+#define CUTR_TDR7 _cutr.bit._TDR7\r
+#define CUTR_TDR8 _cutr.bit._TDR8\r
+#define CUTR_TDR9 _cutr.bit._TDR9\r
+#define CUTR_TDR10 _cutr.bit._TDR10\r
+#define CUTR_TDR11 _cutr.bit._TDR11\r
+#define CUTR_TDR12 _cutr.bit._TDR12\r
+#define CUTR_TDR13 _cutr.bit._TDR13\r
+#define CUTR_TDR14 _cutr.bit._TDR14\r
+#define CUTR_TDR15 _cutr.bit._TDR15\r
+#define CUTR_TDR16 _cutr.bit._TDR16\r
+#define CUTR_TDR17 _cutr.bit._TDR17\r
+#define CUTR_TDR18 _cutr.bit._TDR18\r
+#define CUTR_TDR19 _cutr.bit._TDR19\r
+#define CUTR_TDR20 _cutr.bit._TDR20\r
+#define CUTR_TDR21 _cutr.bit._TDR21\r
+#define CUTR_TDR22 _cutr.bit._TDR22\r
+#define CUTR_TDR23 _cutr.bit._TDR23\r
+__IO_EXTENDED CUTR2STR _cutr2;  \r
+#define CUTR2 _cutr2.word\r
+#define CUTR2_TDR0 _cutr2.bit._TDR0\r
+#define CUTR2_TDR1 _cutr2.bit._TDR1\r
+#define CUTR2_TDR2 _cutr2.bit._TDR2\r
+#define CUTR2_TDR3 _cutr2.bit._TDR3\r
+#define CUTR2_TDR4 _cutr2.bit._TDR4\r
+#define CUTR2_TDR5 _cutr2.bit._TDR5\r
+#define CUTR2_TDR6 _cutr2.bit._TDR6\r
+#define CUTR2_TDR7 _cutr2.bit._TDR7\r
+#define CUTR2_TDR8 _cutr2.bit._TDR8\r
+#define CUTR2_TDR9 _cutr2.bit._TDR9\r
+#define CUTR2_TDR10 _cutr2.bit._TDR10\r
+#define CUTR2_TDR11 _cutr2.bit._TDR11\r
+#define CUTR2_TDR12 _cutr2.bit._TDR12\r
+#define CUTR2_TDR13 _cutr2.bit._TDR13\r
+#define CUTR2_TDR14 _cutr2.bit._TDR14\r
+#define CUTR2_TDR15 _cutr2.bit._TDR15\r
+__IO_EXTENDED CUTR2LSTR _cutr2l;  \r
+#define CUTR2L _cutr2l.byte\r
+#define CUTR2L_TDR0 _cutr2l.bit._TDR0\r
+#define CUTR2L_TDR1 _cutr2l.bit._TDR1\r
+#define CUTR2L_TDR2 _cutr2l.bit._TDR2\r
+#define CUTR2L_TDR3 _cutr2l.bit._TDR3\r
+#define CUTR2L_TDR4 _cutr2l.bit._TDR4\r
+#define CUTR2L_TDR5 _cutr2l.bit._TDR5\r
+#define CUTR2L_TDR6 _cutr2l.bit._TDR6\r
+#define CUTR2L_TDR7 _cutr2l.bit._TDR7\r
+__IO_EXTENDED CUTR2HSTR _cutr2h;  \r
+#define CUTR2H _cutr2h.byte\r
+#define CUTR2H_TDR8 _cutr2h.bit._TDR8\r
+#define CUTR2H_TDR9 _cutr2h.bit._TDR9\r
+#define CUTR2H_TDR10 _cutr2h.bit._TDR10\r
+#define CUTR2H_TDR11 _cutr2h.bit._TDR11\r
+#define CUTR2H_TDR12 _cutr2h.bit._TDR12\r
+#define CUTR2H_TDR13 _cutr2h.bit._TDR13\r
+#define CUTR2H_TDR14 _cutr2h.bit._TDR14\r
+#define CUTR2H_TDR15 _cutr2h.bit._TDR15\r
+__IO_EXTENDED CUTR1STR _cutr1;  \r
+#define CUTR1 _cutr1.word\r
+#define CUTR1_TDR16 _cutr1.bit._TDR16\r
+#define CUTR1_TDR17 _cutr1.bit._TDR17\r
+#define CUTR1_TDR18 _cutr1.bit._TDR18\r
+#define CUTR1_TDR19 _cutr1.bit._TDR19\r
+#define CUTR1_TDR20 _cutr1.bit._TDR20\r
+#define CUTR1_TDR21 _cutr1.bit._TDR21\r
+#define CUTR1_TDR22 _cutr1.bit._TDR22\r
+#define CUTR1_TDR23 _cutr1.bit._TDR23\r
+__IO_EXTENDED CUTR1LSTR _cutr1l;  \r
+#define CUTR1L _cutr1l.byte\r
+#define CUTR1L_TDR16 _cutr1l.bit._TDR16\r
+#define CUTR1L_TDR17 _cutr1l.bit._TDR17\r
+#define CUTR1L_TDR18 _cutr1l.bit._TDR18\r
+#define CUTR1L_TDR19 _cutr1l.bit._TDR19\r
+#define CUTR1L_TDR20 _cutr1l.bit._TDR20\r
+#define CUTR1L_TDR21 _cutr1l.bit._TDR21\r
+#define CUTR1L_TDR22 _cutr1l.bit._TDR22\r
+#define CUTR1L_TDR23 _cutr1l.bit._TDR23\r
+__IO_EXTENDED CUTR1HSTR _cutr1h;  \r
+#define CUTR1H _cutr1h.byte\r
+__IO_EXTENDED TMISRSTR _tmisr;  \r
+#define TMISR _tmisr.byte\r
+#define TMISR_TMIS0 _tmisr.bit._TMIS0\r
+#define TMISR_TMIS1 _tmisr.bit._TMIS1\r
+#define TMISR_TMIS2 _tmisr.bit._TMIS2\r
+#define TMISR_TMIS3 _tmisr.bit._TMIS3\r
+#define TMISR_TMIS4 _tmisr.bit._TMIS4\r
+#define TMISR_TMIS5 _tmisr.bit._TMIS5\r
+__IO_EXTENDED SMR7STR _smr7;  \r
+#define SMR7 _smr7.byte\r
+#define SMR7_SOE _smr7.bit._SOE\r
+#define SMR7_SCKE _smr7.bit._SCKE\r
+#define SMR7_UPCL _smr7.bit._UPCL\r
+#define SMR7_REST _smr7.bit._REST\r
+#define SMR7_EXT _smr7.bit._EXT\r
+#define SMR7_OTO _smr7.bit._OTO\r
+#define SMR7_MD0 _smr7.bit._MD0\r
+#define SMR7_MD1 _smr7.bit._MD1\r
+#define SMR7_MD _smr7.bitc._MD\r
+__IO_EXTENDED SCR7STR _scr7;  \r
+#define SCR7 _scr7.byte\r
+#define SCR7_TXE _scr7.bit._TXE\r
+#define SCR7_RXE _scr7.bit._RXE\r
+#define SCR7_CRE _scr7.bit._CRE\r
+#define SCR7_AD _scr7.bit._AD\r
+#define SCR7_CL _scr7.bit._CL\r
+#define SCR7_SBL _scr7.bit._SBL\r
+#define SCR7_P _scr7.bit._P\r
+#define SCR7_PEN _scr7.bit._PEN\r
+__IO_EXTENDED IO_BYTE _tdr7;\r
+#define TDR7 _tdr7   \r
+__IO_EXTENDED IO_BYTE _rdr7;\r
+#define RDR7 _rdr7   \r
+__IO_EXTENDED SSR7STR _ssr7;  \r
+#define SSR7 _ssr7.byte\r
+#define SSR7_TIE _ssr7.bit._TIE\r
+#define SSR7_RIE _ssr7.bit._RIE\r
+#define SSR7_BDS _ssr7.bit._BDS\r
+#define SSR7_TDRE _ssr7.bit._TDRE\r
+#define SSR7_RDRF _ssr7.bit._RDRF\r
+#define SSR7_FRE _ssr7.bit._FRE\r
+#define SSR7_ORE _ssr7.bit._ORE\r
+#define SSR7_PE _ssr7.bit._PE\r
+__IO_EXTENDED ECCR7STR _eccr7;  \r
+#define ECCR7 _eccr7.byte\r
+#define ECCR7_TBI _eccr7.bit._TBI\r
+#define ECCR7_RBI _eccr7.bit._RBI\r
+#define ECCR7_BIE _eccr7.bit._BIE\r
+#define ECCR7_SSM _eccr7.bit._SSM\r
+#define ECCR7_SCDE _eccr7.bit._SCDE\r
+#define ECCR7_MS _eccr7.bit._MS\r
+#define ECCR7_LBR _eccr7.bit._LBR\r
+#define ECCR7_INV _eccr7.bit._INV\r
+__IO_EXTENDED ESCR7STR _escr7;  \r
+#define ESCR7 _escr7.byte\r
+#define ESCR7_SCES _escr7.bit._SCES\r
+#define ESCR7_CCO _escr7.bit._CCO\r
+#define ESCR7_SIOP _escr7.bit._SIOP\r
+#define ESCR7_SOPE _escr7.bit._SOPE\r
+#define ESCR7_LBL0 _escr7.bit._LBL0\r
+#define ESCR7_LBL1 _escr7.bit._LBL1\r
+#define ESCR7_LBD _escr7.bit._LBD\r
+#define ESCR7_LBIE _escr7.bit._LBIE\r
+#define ESCR7_LBL _escr7.bitc._LBL\r
+__IO_EXTENDED BGR7STR _bgr7;  \r
+#define BGR7 _bgr7.word\r
+#define BGR7_BGR0 _bgr7.bit._BGR0\r
+#define BGR7_BGR1 _bgr7.bit._BGR1\r
+#define BGR7_BGR2 _bgr7.bit._BGR2\r
+#define BGR7_BGR3 _bgr7.bit._BGR3\r
+#define BGR7_BGR4 _bgr7.bit._BGR4\r
+#define BGR7_BGR5 _bgr7.bit._BGR5\r
+#define BGR7_BGR6 _bgr7.bit._BGR6\r
+#define BGR7_BGR7 _bgr7.bit._BGR7\r
+#define BGR7_BGR8 _bgr7.bit._BGR8\r
+#define BGR7_BGR9 _bgr7.bit._BGR9\r
+#define BGR7_BGR10 _bgr7.bit._BGR10\r
+#define BGR7_BGR11 _bgr7.bit._BGR11\r
+#define BGR7_BGR12 _bgr7.bit._BGR12\r
+#define BGR7_BGR13 _bgr7.bit._BGR13\r
+#define BGR7_BGR14 _bgr7.bit._BGR14\r
+#define BGR7_BGR15 _bgr7.bit._BGR15\r
+#define BGR7_BGR _bgr7.bitc._BGR\r
+__IO_EXTENDED BGRL7STR _bgrl7;  \r
+#define BGRL7 _bgrl7.byte\r
+#define BGRL7_BGR0 _bgrl7.bit._BGR0\r
+#define BGRL7_BGR1 _bgrl7.bit._BGR1\r
+#define BGRL7_BGR2 _bgrl7.bit._BGR2\r
+#define BGRL7_BGR3 _bgrl7.bit._BGR3\r
+#define BGRL7_BGR4 _bgrl7.bit._BGR4\r
+#define BGRL7_BGR5 _bgrl7.bit._BGR5\r
+#define BGRL7_BGR6 _bgrl7.bit._BGR6\r
+#define BGRL7_BGR7 _bgrl7.bit._BGR7\r
+__IO_EXTENDED BGRH7STR _bgrh7;  \r
+#define BGRH7 _bgrh7.byte\r
+#define BGRH7_BGR8 _bgrh7.bit._BGR8\r
+#define BGRH7_BGR9 _bgrh7.bit._BGR9\r
+#define BGRH7_BGR10 _bgrh7.bit._BGR10\r
+#define BGRH7_BGR11 _bgrh7.bit._BGR11\r
+#define BGRH7_BGR12 _bgrh7.bit._BGR12\r
+#define BGRH7_BGR13 _bgrh7.bit._BGR13\r
+#define BGRH7_BGR14 _bgrh7.bit._BGR14\r
+#define BGRH7_BGR15 _bgrh7.bit._BGR15\r
+__IO_EXTENDED ESIR7STR _esir7;  \r
+#define ESIR7 _esir7.byte\r
+#define ESIR7_AICD _esir7.bit._AICD\r
+#define ESIR7_RBI _esir7.bit._RBI\r
+#define ESIR7_RDRF _esir7.bit._RDRF\r
+#define ESIR7_TDRE _esir7.bit._TDRE\r
+__IO_EXTENDED SMR8STR _smr8;  \r
+#define SMR8 _smr8.byte\r
+#define SMR8_SOE _smr8.bit._SOE\r
+#define SMR8_SCKE _smr8.bit._SCKE\r
+#define SMR8_UPCL _smr8.bit._UPCL\r
+#define SMR8_REST _smr8.bit._REST\r
+#define SMR8_EXT _smr8.bit._EXT\r
+#define SMR8_OTO _smr8.bit._OTO\r
+#define SMR8_MD0 _smr8.bit._MD0\r
+#define SMR8_MD1 _smr8.bit._MD1\r
+#define SMR8_MD _smr8.bitc._MD\r
+__IO_EXTENDED SCR8STR _scr8;  \r
+#define SCR8 _scr8.byte\r
+#define SCR8_TXE _scr8.bit._TXE\r
+#define SCR8_RXE _scr8.bit._RXE\r
+#define SCR8_CRE _scr8.bit._CRE\r
+#define SCR8_AD _scr8.bit._AD\r
+#define SCR8_CL _scr8.bit._CL\r
+#define SCR8_SBL _scr8.bit._SBL\r
+#define SCR8_P _scr8.bit._P\r
+#define SCR8_PEN _scr8.bit._PEN\r
+__IO_EXTENDED IO_BYTE _tdr8;\r
+#define TDR8 _tdr8   \r
+__IO_EXTENDED IO_BYTE _rdr8;\r
+#define RDR8 _rdr8   \r
+__IO_EXTENDED SSR8STR _ssr8;  \r
+#define SSR8 _ssr8.byte\r
+#define SSR8_TIE _ssr8.bit._TIE\r
+#define SSR8_RIE _ssr8.bit._RIE\r
+#define SSR8_BDS _ssr8.bit._BDS\r
+#define SSR8_TDRE _ssr8.bit._TDRE\r
+#define SSR8_RDRF _ssr8.bit._RDRF\r
+#define SSR8_FRE _ssr8.bit._FRE\r
+#define SSR8_ORE _ssr8.bit._ORE\r
+#define SSR8_PE _ssr8.bit._PE\r
+__IO_EXTENDED ECCR8STR _eccr8;  \r
+#define ECCR8 _eccr8.byte\r
+#define ECCR8_TBI _eccr8.bit._TBI\r
+#define ECCR8_RBI _eccr8.bit._RBI\r
+#define ECCR8_BIE _eccr8.bit._BIE\r
+#define ECCR8_SSM _eccr8.bit._SSM\r
+#define ECCR8_SCDE _eccr8.bit._SCDE\r
+#define ECCR8_MS _eccr8.bit._MS\r
+#define ECCR8_LBR _eccr8.bit._LBR\r
+#define ECCR8_INV _eccr8.bit._INV\r
+__IO_EXTENDED ESCR8STR _escr8;  \r
+#define ESCR8 _escr8.byte\r
+#define ESCR8_SCES _escr8.bit._SCES\r
+#define ESCR8_CCO _escr8.bit._CCO\r
+#define ESCR8_SIOP _escr8.bit._SIOP\r
+#define ESCR8_SOPE _escr8.bit._SOPE\r
+#define ESCR8_LBL0 _escr8.bit._LBL0\r
+#define ESCR8_LBL1 _escr8.bit._LBL1\r
+#define ESCR8_LBD _escr8.bit._LBD\r
+#define ESCR8_LBIE _escr8.bit._LBIE\r
+#define ESCR8_LBL _escr8.bitc._LBL\r
+__IO_EXTENDED BGR8STR _bgr8;  \r
+#define BGR8 _bgr8.word\r
+#define BGR8_BGR0 _bgr8.bit._BGR0\r
+#define BGR8_BGR1 _bgr8.bit._BGR1\r
+#define BGR8_BGR2 _bgr8.bit._BGR2\r
+#define BGR8_BGR3 _bgr8.bit._BGR3\r
+#define BGR8_BGR4 _bgr8.bit._BGR4\r
+#define BGR8_BGR5 _bgr8.bit._BGR5\r
+#define BGR8_BGR6 _bgr8.bit._BGR6\r
+#define BGR8_BGR7 _bgr8.bit._BGR7\r
+#define BGR8_BGR8 _bgr8.bit._BGR8\r
+#define BGR8_BGR9 _bgr8.bit._BGR9\r
+#define BGR8_BGR10 _bgr8.bit._BGR10\r
+#define BGR8_BGR11 _bgr8.bit._BGR11\r
+#define BGR8_BGR12 _bgr8.bit._BGR12\r
+#define BGR8_BGR13 _bgr8.bit._BGR13\r
+#define BGR8_BGR14 _bgr8.bit._BGR14\r
+#define BGR8_BGR15 _bgr8.bit._BGR15\r
+#define BGR8_BGR _bgr8.bitc._BGR\r
+__IO_EXTENDED BGRL8STR _bgrl8;  \r
+#define BGRL8 _bgrl8.byte\r
+#define BGRL8_BGR0 _bgrl8.bit._BGR0\r
+#define BGRL8_BGR1 _bgrl8.bit._BGR1\r
+#define BGRL8_BGR2 _bgrl8.bit._BGR2\r
+#define BGRL8_BGR3 _bgrl8.bit._BGR3\r
+#define BGRL8_BGR4 _bgrl8.bit._BGR4\r
+#define BGRL8_BGR5 _bgrl8.bit._BGR5\r
+#define BGRL8_BGR6 _bgrl8.bit._BGR6\r
+#define BGRL8_BGR7 _bgrl8.bit._BGR7\r
+__IO_EXTENDED BGRH8STR _bgrh8;  \r
+#define BGRH8 _bgrh8.byte\r
+#define BGRH8_BGR8 _bgrh8.bit._BGR8\r
+#define BGRH8_BGR9 _bgrh8.bit._BGR9\r
+#define BGRH8_BGR10 _bgrh8.bit._BGR10\r
+#define BGRH8_BGR11 _bgrh8.bit._BGR11\r
+#define BGRH8_BGR12 _bgrh8.bit._BGR12\r
+#define BGRH8_BGR13 _bgrh8.bit._BGR13\r
+#define BGRH8_BGR14 _bgrh8.bit._BGR14\r
+#define BGRH8_BGR15 _bgrh8.bit._BGR15\r
+__IO_EXTENDED ESIR8STR _esir8;  \r
+#define ESIR8 _esir8.byte\r
+#define ESIR8_AICD _esir8.bit._AICD\r
+#define ESIR8_RBI _esir8.bit._RBI\r
+#define ESIR8_RDRF _esir8.bit._RDRF\r
+#define ESIR8_TDRE _esir8.bit._TDRE\r
+__IO_EXTENDED SMR9STR _smr9;  \r
+#define SMR9 _smr9.byte\r
+#define SMR9_SOE _smr9.bit._SOE\r
+#define SMR9_SCKE _smr9.bit._SCKE\r
+#define SMR9_UPCL _smr9.bit._UPCL\r
+#define SMR9_REST _smr9.bit._REST\r
+#define SMR9_EXT _smr9.bit._EXT\r
+#define SMR9_OTO _smr9.bit._OTO\r
+#define SMR9_MD0 _smr9.bit._MD0\r
+#define SMR9_MD1 _smr9.bit._MD1\r
+#define SMR9_MD _smr9.bitc._MD\r
+__IO_EXTENDED SCR9STR _scr9;  \r
+#define SCR9 _scr9.byte\r
+#define SCR9_TXE _scr9.bit._TXE\r
+#define SCR9_RXE _scr9.bit._RXE\r
+#define SCR9_CRE _scr9.bit._CRE\r
+#define SCR9_AD _scr9.bit._AD\r
+#define SCR9_CL _scr9.bit._CL\r
+#define SCR9_SBL _scr9.bit._SBL\r
+#define SCR9_P _scr9.bit._P\r
+#define SCR9_PEN _scr9.bit._PEN\r
+__IO_EXTENDED IO_BYTE _tdr9;\r
+#define TDR9 _tdr9   \r
+__IO_EXTENDED IO_BYTE _rdr9;\r
+#define RDR9 _rdr9   \r
+__IO_EXTENDED SSR9STR _ssr9;  \r
+#define SSR9 _ssr9.byte\r
+#define SSR9_TIE _ssr9.bit._TIE\r
+#define SSR9_RIE _ssr9.bit._RIE\r
+#define SSR9_BDS _ssr9.bit._BDS\r
+#define SSR9_TDRE _ssr9.bit._TDRE\r
+#define SSR9_RDRF _ssr9.bit._RDRF\r
+#define SSR9_FRE _ssr9.bit._FRE\r
+#define SSR9_ORE _ssr9.bit._ORE\r
+#define SSR9_PE _ssr9.bit._PE\r
+__IO_EXTENDED ECCR9STR _eccr9;  \r
+#define ECCR9 _eccr9.byte\r
+#define ECCR9_TBI _eccr9.bit._TBI\r
+#define ECCR9_RBI _eccr9.bit._RBI\r
+#define ECCR9_BIE _eccr9.bit._BIE\r
+#define ECCR9_SSM _eccr9.bit._SSM\r
+#define ECCR9_SCDE _eccr9.bit._SCDE\r
+#define ECCR9_MS _eccr9.bit._MS\r
+#define ECCR9_LBR _eccr9.bit._LBR\r
+#define ECCR9_INV _eccr9.bit._INV\r
+__IO_EXTENDED ESCR9STR _escr9;  \r
+#define ESCR9 _escr9.byte\r
+#define ESCR9_SCES _escr9.bit._SCES\r
+#define ESCR9_CCO _escr9.bit._CCO\r
+#define ESCR9_SIOP _escr9.bit._SIOP\r
+#define ESCR9_SOPE _escr9.bit._SOPE\r
+#define ESCR9_LBL0 _escr9.bit._LBL0\r
+#define ESCR9_LBL1 _escr9.bit._LBL1\r
+#define ESCR9_LBD _escr9.bit._LBD\r
+#define ESCR9_LBIE _escr9.bit._LBIE\r
+#define ESCR9_LBL _escr9.bitc._LBL\r
+__IO_EXTENDED BGR9STR _bgr9;  \r
+#define BGR9 _bgr9.word\r
+#define BGR9_BGR0 _bgr9.bit._BGR0\r
+#define BGR9_BGR1 _bgr9.bit._BGR1\r
+#define BGR9_BGR2 _bgr9.bit._BGR2\r
+#define BGR9_BGR3 _bgr9.bit._BGR3\r
+#define BGR9_BGR4 _bgr9.bit._BGR4\r
+#define BGR9_BGR5 _bgr9.bit._BGR5\r
+#define BGR9_BGR6 _bgr9.bit._BGR6\r
+#define BGR9_BGR7 _bgr9.bit._BGR7\r
+#define BGR9_BGR8 _bgr9.bit._BGR8\r
+#define BGR9_BGR9 _bgr9.bit._BGR9\r
+#define BGR9_BGR10 _bgr9.bit._BGR10\r
+#define BGR9_BGR11 _bgr9.bit._BGR11\r
+#define BGR9_BGR12 _bgr9.bit._BGR12\r
+#define BGR9_BGR13 _bgr9.bit._BGR13\r
+#define BGR9_BGR14 _bgr9.bit._BGR14\r
+#define BGR9_BGR15 _bgr9.bit._BGR15\r
+#define BGR9_BGR _bgr9.bitc._BGR\r
+__IO_EXTENDED BGRL9STR _bgrl9;  \r
+#define BGRL9 _bgrl9.byte\r
+#define BGRL9_BGR0 _bgrl9.bit._BGR0\r
+#define BGRL9_BGR1 _bgrl9.bit._BGR1\r
+#define BGRL9_BGR2 _bgrl9.bit._BGR2\r
+#define BGRL9_BGR3 _bgrl9.bit._BGR3\r
+#define BGRL9_BGR4 _bgrl9.bit._BGR4\r
+#define BGRL9_BGR5 _bgrl9.bit._BGR5\r
+#define BGRL9_BGR6 _bgrl9.bit._BGR6\r
+#define BGRL9_BGR7 _bgrl9.bit._BGR7\r
+__IO_EXTENDED BGRH9STR _bgrh9;  \r
+#define BGRH9 _bgrh9.byte\r
+#define BGRH9_BGR8 _bgrh9.bit._BGR8\r
+#define BGRH9_BGR9 _bgrh9.bit._BGR9\r
+#define BGRH9_BGR10 _bgrh9.bit._BGR10\r
+#define BGRH9_BGR11 _bgrh9.bit._BGR11\r
+#define BGRH9_BGR12 _bgrh9.bit._BGR12\r
+#define BGRH9_BGR13 _bgrh9.bit._BGR13\r
+#define BGRH9_BGR14 _bgrh9.bit._BGR14\r
+#define BGRH9_BGR15 _bgrh9.bit._BGR15\r
+__IO_EXTENDED ESIR9STR _esir9;  \r
+#define ESIR9 _esir9.byte\r
+#define ESIR9_AICD _esir9.bit._AICD\r
+#define ESIR9_RBI _esir9.bit._RBI\r
+#define ESIR9_RDRF _esir9.bit._RDRF\r
+#define ESIR9_TDRE _esir9.bit._TDRE\r
+__IO_EXTENDED ACSR0STR _acsr0;  \r
+#define ACSR0 _acsr0.byte\r
+#define ACSR0_PD _acsr0.bit._PD\r
+#define ACSR0_IEN _acsr0.bit._IEN\r
+#define ACSR0_IRQ _acsr0.bit._IRQ\r
+#define ACSR0_OUT1 _acsr0.bit._OUT1\r
+#define ACSR0_OUT2 _acsr0.bit._OUT2\r
+#define ACSR0_UVEN _acsr0.bit._UVEN\r
+#define ACSR0_OVEN _acsr0.bit._OVEN\r
+#define ACSR0_CMD _acsr0.bit._CMD\r
+__IO_EXTENDED AECSR0STR _aecsr0;  \r
+#define AECSR0 _aecsr0.byte\r
+#define AECSR0_INTREF _aecsr0.bit._INTREF\r
+#define AECSR0_ACE _aecsr0.bit._ACE\r
+__IO_EXTENDED ACSR1STR _acsr1;  \r
+#define ACSR1 _acsr1.byte\r
+#define ACSR1_PD _acsr1.bit._PD\r
+#define ACSR1_IEN _acsr1.bit._IEN\r
+#define ACSR1_IRQ _acsr1.bit._IRQ\r
+#define ACSR1_OUT1 _acsr1.bit._OUT1\r
+#define ACSR1_OUT2 _acsr1.bit._OUT2\r
+#define ACSR1_UVEN _acsr1.bit._UVEN\r
+#define ACSR1_OVEN _acsr1.bit._OVEN\r
+#define ACSR1_CMD _acsr1.bit._CMD\r
+__IO_EXTENDED AECSR1STR _aecsr1;  \r
+#define AECSR1 _aecsr1.byte\r
+#define AECSR1_INTREF _aecsr1.bit._INTREF\r
+#define AECSR1_ACE _aecsr1.bit._ACE\r
+__IO_EXTENDED PTMR6STR _ptmr6;  \r
+#define PTMR6 _ptmr6.word\r
+#define PTMR6_D0 _ptmr6.bit._D0\r
+#define PTMR6_D1 _ptmr6.bit._D1\r
+#define PTMR6_D2 _ptmr6.bit._D2\r
+#define PTMR6_D3 _ptmr6.bit._D3\r
+#define PTMR6_D4 _ptmr6.bit._D4\r
+#define PTMR6_D5 _ptmr6.bit._D5\r
+#define PTMR6_D6 _ptmr6.bit._D6\r
+#define PTMR6_D7 _ptmr6.bit._D7\r
+#define PTMR6_D8 _ptmr6.bit._D8\r
+#define PTMR6_D9 _ptmr6.bit._D9\r
+#define PTMR6_D10 _ptmr6.bit._D10\r
+#define PTMR6_D11 _ptmr6.bit._D11\r
+#define PTMR6_D12 _ptmr6.bit._D12\r
+#define PTMR6_D13 _ptmr6.bit._D13\r
+#define PTMR6_D14 _ptmr6.bit._D14\r
+#define PTMR6_D15 _ptmr6.bit._D15\r
+#define PTMR6_D _ptmr6.bitc._D\r
+__IO_EXTENDED PCSR6STR _pcsr6;  \r
+#define PCSR6 _pcsr6.word\r
+#define PCSR6_D0 _pcsr6.bit._D0\r
+#define PCSR6_D1 _pcsr6.bit._D1\r
+#define PCSR6_D2 _pcsr6.bit._D2\r
+#define PCSR6_D3 _pcsr6.bit._D3\r
+#define PCSR6_D4 _pcsr6.bit._D4\r
+#define PCSR6_D5 _pcsr6.bit._D5\r
+#define PCSR6_D6 _pcsr6.bit._D6\r
+#define PCSR6_D7 _pcsr6.bit._D7\r
+#define PCSR6_D8 _pcsr6.bit._D8\r
+#define PCSR6_D9 _pcsr6.bit._D9\r
+#define PCSR6_D10 _pcsr6.bit._D10\r
+#define PCSR6_D11 _pcsr6.bit._D11\r
+#define PCSR6_D12 _pcsr6.bit._D12\r
+#define PCSR6_D13 _pcsr6.bit._D13\r
+#define PCSR6_D14 _pcsr6.bit._D14\r
+#define PCSR6_D15 _pcsr6.bit._D15\r
+#define PCSR6_D _pcsr6.bitc._D\r
+__IO_EXTENDED PDUT6STR _pdut6;  \r
+#define PDUT6 _pdut6.word\r
+#define PDUT6_D0 _pdut6.bit._D0\r
+#define PDUT6_D1 _pdut6.bit._D1\r
+#define PDUT6_D2 _pdut6.bit._D2\r
+#define PDUT6_D3 _pdut6.bit._D3\r
+#define PDUT6_D4 _pdut6.bit._D4\r
+#define PDUT6_D5 _pdut6.bit._D5\r
+#define PDUT6_D6 _pdut6.bit._D6\r
+#define PDUT6_D7 _pdut6.bit._D7\r
+#define PDUT6_D8 _pdut6.bit._D8\r
+#define PDUT6_D9 _pdut6.bit._D9\r
+#define PDUT6_D10 _pdut6.bit._D10\r
+#define PDUT6_D11 _pdut6.bit._D11\r
+#define PDUT6_D12 _pdut6.bit._D12\r
+#define PDUT6_D13 _pdut6.bit._D13\r
+#define PDUT6_D14 _pdut6.bit._D14\r
+#define PDUT6_D15 _pdut6.bit._D15\r
+#define PDUT6_D _pdut6.bitc._D\r
+__IO_EXTENDED PCN6STR _pcn6;  \r
+#define PCN6 _pcn6.word\r
+#define PCN6_OSEL _pcn6.bit._OSEL\r
+#define PCN6_OE _pcn6.bit._OE\r
+#define PCN6_IRS0 _pcn6.bit._IRS0\r
+#define PCN6_IRS1 _pcn6.bit._IRS1\r
+#define PCN6_IRQF _pcn6.bit._IRQF\r
+#define PCN6_IREN _pcn6.bit._IREN\r
+#define PCN6_EGS0 _pcn6.bit._EGS0\r
+#define PCN6_EGS1 _pcn6.bit._EGS1\r
+#define PCN6_PGMS _pcn6.bit._PGMS\r
+#define PCN6_CKS0 _pcn6.bit._CKS0\r
+#define PCN6_CKS1 _pcn6.bit._CKS1\r
+#define PCN6_RTRG _pcn6.bit._RTRG\r
+#define PCN6_MDSE _pcn6.bit._MDSE\r
+#define PCN6_STGR _pcn6.bit._STGR\r
+#define PCN6_CNTE _pcn6.bit._CNTE\r
+#define PCN6_IRS _pcn6.bitc._IRS\r
+#define PCN6_EGS _pcn6.bitc._EGS\r
+#define PCN6_CKS _pcn6.bitc._CKS\r
+__IO_EXTENDED PCNL6STR _pcnl6;  \r
+#define PCNL6 _pcnl6.byte\r
+#define PCNL6_OSEL _pcnl6.bit._OSEL\r
+#define PCNL6_OE _pcnl6.bit._OE\r
+#define PCNL6_IRS0 _pcnl6.bit._IRS0\r
+#define PCNL6_IRS1 _pcnl6.bit._IRS1\r
+#define PCNL6_IRQF _pcnl6.bit._IRQF\r
+#define PCNL6_IREN _pcnl6.bit._IREN\r
+#define PCNL6_EGS0 _pcnl6.bit._EGS0\r
+#define PCNL6_EGS1 _pcnl6.bit._EGS1\r
+#define PCNL6_IRS _pcnl6.bitc._IRS\r
+#define PCNL6_EGS _pcnl6.bitc._EGS\r
+__IO_EXTENDED PCNH6STR _pcnh6;  \r
+#define PCNH6 _pcnh6.byte\r
+#define PCNH6_PGMS _pcnh6.bit._PGMS\r
+#define PCNH6_CKS0 _pcnh6.bit._CKS0\r
+#define PCNH6_CKS1 _pcnh6.bit._CKS1\r
+#define PCNH6_RTRG _pcnh6.bit._RTRG\r
+#define PCNH6_MDSE _pcnh6.bit._MDSE\r
+#define PCNH6_STGR _pcnh6.bit._STGR\r
+#define PCNH6_CNTE _pcnh6.bit._CNTE\r
+#define PCNH6_CKS _pcnh6.bitc._CKS\r
+__IO_EXTENDED PTMR7STR _ptmr7;  \r
+#define PTMR7 _ptmr7.word\r
+#define PTMR7_D0 _ptmr7.bit._D0\r
+#define PTMR7_D1 _ptmr7.bit._D1\r
+#define PTMR7_D2 _ptmr7.bit._D2\r
+#define PTMR7_D3 _ptmr7.bit._D3\r
+#define PTMR7_D4 _ptmr7.bit._D4\r
+#define PTMR7_D5 _ptmr7.bit._D5\r
+#define PTMR7_D6 _ptmr7.bit._D6\r
+#define PTMR7_D7 _ptmr7.bit._D7\r
+#define PTMR7_D8 _ptmr7.bit._D8\r
+#define PTMR7_D9 _ptmr7.bit._D9\r
+#define PTMR7_D10 _ptmr7.bit._D10\r
+#define PTMR7_D11 _ptmr7.bit._D11\r
+#define PTMR7_D12 _ptmr7.bit._D12\r
+#define PTMR7_D13 _ptmr7.bit._D13\r
+#define PTMR7_D14 _ptmr7.bit._D14\r
+#define PTMR7_D15 _ptmr7.bit._D15\r
+#define PTMR7_D _ptmr7.bitc._D\r
+__IO_EXTENDED PCSR7STR _pcsr7;  \r
+#define PCSR7 _pcsr7.word\r
+#define PCSR7_D0 _pcsr7.bit._D0\r
+#define PCSR7_D1 _pcsr7.bit._D1\r
+#define PCSR7_D2 _pcsr7.bit._D2\r
+#define PCSR7_D3 _pcsr7.bit._D3\r
+#define PCSR7_D4 _pcsr7.bit._D4\r
+#define PCSR7_D5 _pcsr7.bit._D5\r
+#define PCSR7_D6 _pcsr7.bit._D6\r
+#define PCSR7_D7 _pcsr7.bit._D7\r
+#define PCSR7_D8 _pcsr7.bit._D8\r
+#define PCSR7_D9 _pcsr7.bit._D9\r
+#define PCSR7_D10 _pcsr7.bit._D10\r
+#define PCSR7_D11 _pcsr7.bit._D11\r
+#define PCSR7_D12 _pcsr7.bit._D12\r
+#define PCSR7_D13 _pcsr7.bit._D13\r
+#define PCSR7_D14 _pcsr7.bit._D14\r
+#define PCSR7_D15 _pcsr7.bit._D15\r
+#define PCSR7_D _pcsr7.bitc._D\r
+__IO_EXTENDED PDUT7STR _pdut7;  \r
+#define PDUT7 _pdut7.word\r
+#define PDUT7_D0 _pdut7.bit._D0\r
+#define PDUT7_D1 _pdut7.bit._D1\r
+#define PDUT7_D2 _pdut7.bit._D2\r
+#define PDUT7_D3 _pdut7.bit._D3\r
+#define PDUT7_D4 _pdut7.bit._D4\r
+#define PDUT7_D5 _pdut7.bit._D5\r
+#define PDUT7_D6 _pdut7.bit._D6\r
+#define PDUT7_D7 _pdut7.bit._D7\r
+#define PDUT7_D8 _pdut7.bit._D8\r
+#define PDUT7_D9 _pdut7.bit._D9\r
+#define PDUT7_D10 _pdut7.bit._D10\r
+#define PDUT7_D11 _pdut7.bit._D11\r
+#define PDUT7_D12 _pdut7.bit._D12\r
+#define PDUT7_D13 _pdut7.bit._D13\r
+#define PDUT7_D14 _pdut7.bit._D14\r
+#define PDUT7_D15 _pdut7.bit._D15\r
+#define PDUT7_D _pdut7.bitc._D\r
+__IO_EXTENDED PCN7STR _pcn7;  \r
+#define PCN7 _pcn7.word\r
+#define PCN7_OSEL _pcn7.bit._OSEL\r
+#define PCN7_OE _pcn7.bit._OE\r
+#define PCN7_IRS0 _pcn7.bit._IRS0\r
+#define PCN7_IRS1 _pcn7.bit._IRS1\r
+#define PCN7_IRQF _pcn7.bit._IRQF\r
+#define PCN7_IREN _pcn7.bit._IREN\r
+#define PCN7_EGS0 _pcn7.bit._EGS0\r
+#define PCN7_EGS1 _pcn7.bit._EGS1\r
+#define PCN7_PGMS _pcn7.bit._PGMS\r
+#define PCN7_CKS0 _pcn7.bit._CKS0\r
+#define PCN7_CKS1 _pcn7.bit._CKS1\r
+#define PCN7_RTRG _pcn7.bit._RTRG\r
+#define PCN7_MDSE _pcn7.bit._MDSE\r
+#define PCN7_STGR _pcn7.bit._STGR\r
+#define PCN7_CNTE _pcn7.bit._CNTE\r
+#define PCN7_IRS _pcn7.bitc._IRS\r
+#define PCN7_EGS _pcn7.bitc._EGS\r
+#define PCN7_CKS _pcn7.bitc._CKS\r
+__IO_EXTENDED PCNL7STR _pcnl7;  \r
+#define PCNL7 _pcnl7.byte\r
+#define PCNL7_OSEL _pcnl7.bit._OSEL\r
+#define PCNL7_OE _pcnl7.bit._OE\r
+#define PCNL7_IRS0 _pcnl7.bit._IRS0\r
+#define PCNL7_IRS1 _pcnl7.bit._IRS1\r
+#define PCNL7_IRQF _pcnl7.bit._IRQF\r
+#define PCNL7_IREN _pcnl7.bit._IREN\r
+#define PCNL7_EGS0 _pcnl7.bit._EGS0\r
+#define PCNL7_EGS1 _pcnl7.bit._EGS1\r
+#define PCNL7_IRS _pcnl7.bitc._IRS\r
+#define PCNL7_EGS _pcnl7.bitc._EGS\r
+__IO_EXTENDED PCNH7STR _pcnh7;  \r
+#define PCNH7 _pcnh7.byte\r
+#define PCNH7_PGMS _pcnh7.bit._PGMS\r
+#define PCNH7_CKS0 _pcnh7.bit._CKS0\r
+#define PCNH7_CKS1 _pcnh7.bit._CKS1\r
+#define PCNH7_RTRG _pcnh7.bit._RTRG\r
+#define PCNH7_MDSE _pcnh7.bit._MDSE\r
+#define PCNH7_STGR _pcnh7.bit._STGR\r
+#define PCNH7_CNTE _pcnh7.bit._CNTE\r
+#define PCNH7_CKS _pcnh7.bitc._CKS\r
+__IO_EXTENDED GCN12STR _gcn12;  \r
+#define GCN12 _gcn12.word\r
+#define GCN12_TSEL00 _gcn12.bit._TSEL00\r
+#define GCN12_TSEL01 _gcn12.bit._TSEL01\r
+#define GCN12_TSEL02 _gcn12.bit._TSEL02\r
+#define GCN12_TSEL03 _gcn12.bit._TSEL03\r
+#define GCN12_TSEL10 _gcn12.bit._TSEL10\r
+#define GCN12_TSEL11 _gcn12.bit._TSEL11\r
+#define GCN12_TSEL12 _gcn12.bit._TSEL12\r
+#define GCN12_TSEL13 _gcn12.bit._TSEL13\r
+#define GCN12_TSEL20 _gcn12.bit._TSEL20\r
+#define GCN12_TSEL21 _gcn12.bit._TSEL21\r
+#define GCN12_TSEL22 _gcn12.bit._TSEL22\r
+#define GCN12_TSEL23 _gcn12.bit._TSEL23\r
+#define GCN12_TSEL30 _gcn12.bit._TSEL30\r
+#define GCN12_TSEL31 _gcn12.bit._TSEL31\r
+#define GCN12_TSEL32 _gcn12.bit._TSEL32\r
+#define GCN12_TSEL33 _gcn12.bit._TSEL33\r
+#define GCN12_TSEL0 _gcn12.bitc._TSEL0\r
+#define GCN12_TSEL1 _gcn12.bitc._TSEL1\r
+#define GCN12_TSEL2 _gcn12.bitc._TSEL2\r
+#define GCN12_TSEL3 _gcn12.bitc._TSEL3\r
+__IO_EXTENDED GCN1L2STR _gcn1l2;  \r
+#define GCN1L2 _gcn1l2.byte\r
+#define GCN1L2_TSEL00 _gcn1l2.bit._TSEL00\r
+#define GCN1L2_TSEL01 _gcn1l2.bit._TSEL01\r
+#define GCN1L2_TSEL02 _gcn1l2.bit._TSEL02\r
+#define GCN1L2_TSEL03 _gcn1l2.bit._TSEL03\r
+#define GCN1L2_TSEL10 _gcn1l2.bit._TSEL10\r
+#define GCN1L2_TSEL11 _gcn1l2.bit._TSEL11\r
+#define GCN1L2_TSEL12 _gcn1l2.bit._TSEL12\r
+#define GCN1L2_TSEL13 _gcn1l2.bit._TSEL13\r
+#define GCN1L2_TSEL0 _gcn1l2.bitc._TSEL0\r
+#define GCN1L2_TSEL1 _gcn1l2.bitc._TSEL1\r
+__IO_EXTENDED GCN1H2STR _gcn1h2;  \r
+#define GCN1H2 _gcn1h2.byte\r
+#define GCN1H2_TSEL20 _gcn1h2.bit._TSEL20\r
+#define GCN1H2_TSEL21 _gcn1h2.bit._TSEL21\r
+#define GCN1H2_TSEL22 _gcn1h2.bit._TSEL22\r
+#define GCN1H2_TSEL23 _gcn1h2.bit._TSEL23\r
+#define GCN1H2_TSEL30 _gcn1h2.bit._TSEL30\r
+#define GCN1H2_TSEL31 _gcn1h2.bit._TSEL31\r
+#define GCN1H2_TSEL32 _gcn1h2.bit._TSEL32\r
+#define GCN1H2_TSEL33 _gcn1h2.bit._TSEL33\r
+#define GCN1H2_TSEL2 _gcn1h2.bitc._TSEL2\r
+#define GCN1H2_TSEL3 _gcn1h2.bitc._TSEL3\r
+__IO_EXTENDED GCN22STR _gcn22;  \r
+#define GCN22 _gcn22.word\r
+#define GCN22_EN0 _gcn22.bit._EN0\r
+#define GCN22_EN1 _gcn22.bit._EN1\r
+#define GCN22_EN2 _gcn22.bit._EN2\r
+#define GCN22_EN3 _gcn22.bit._EN3\r
+#define GCN22_CKSEL0 _gcn22.bit._CKSEL0\r
+#define GCN22_CKSEL1 _gcn22.bit._CKSEL1\r
+#define GCN22_CKSEL2 _gcn22.bit._CKSEL2\r
+#define GCN22_CKSEL3 _gcn22.bit._CKSEL3\r
+#define GCN22_EN _gcn22.bitc._EN\r
+#define GCN22_CKSEL _gcn22.bitc._CKSEL\r
+__IO_EXTENDED GCN2L2STR _gcn2l2;  \r
+#define GCN2L2 _gcn2l2.byte\r
+#define GCN2L2_EN0 _gcn2l2.bit._EN0\r
+#define GCN2L2_EN1 _gcn2l2.bit._EN1\r
+#define GCN2L2_EN2 _gcn2l2.bit._EN2\r
+#define GCN2L2_EN3 _gcn2l2.bit._EN3\r
+#define GCN2L2_EN _gcn2l2.bitc._EN\r
+__IO_EXTENDED GCN2H2STR _gcn2h2;  \r
+#define GCN2H2 _gcn2h2.byte\r
+#define GCN2H2_CKSEL0 _gcn2h2.bit._CKSEL0\r
+#define GCN2H2_CKSEL1 _gcn2h2.bit._CKSEL1\r
+#define GCN2H2_CKSEL2 _gcn2h2.bit._CKSEL2\r
+#define GCN2H2_CKSEL3 _gcn2h2.bit._CKSEL3\r
+#define GCN2H2_CKSEL _gcn2h2.bitc._CKSEL\r
+__IO_EXTENDED PTMR8STR _ptmr8;  \r
+#define PTMR8 _ptmr8.word\r
+#define PTMR8_D0 _ptmr8.bit._D0\r
+#define PTMR8_D1 _ptmr8.bit._D1\r
+#define PTMR8_D2 _ptmr8.bit._D2\r
+#define PTMR8_D3 _ptmr8.bit._D3\r
+#define PTMR8_D4 _ptmr8.bit._D4\r
+#define PTMR8_D5 _ptmr8.bit._D5\r
+#define PTMR8_D6 _ptmr8.bit._D6\r
+#define PTMR8_D7 _ptmr8.bit._D7\r
+#define PTMR8_D8 _ptmr8.bit._D8\r
+#define PTMR8_D9 _ptmr8.bit._D9\r
+#define PTMR8_D10 _ptmr8.bit._D10\r
+#define PTMR8_D11 _ptmr8.bit._D11\r
+#define PTMR8_D12 _ptmr8.bit._D12\r
+#define PTMR8_D13 _ptmr8.bit._D13\r
+#define PTMR8_D14 _ptmr8.bit._D14\r
+#define PTMR8_D15 _ptmr8.bit._D15\r
+#define PTMR8_D _ptmr8.bitc._D\r
+__IO_EXTENDED PCSR8STR _pcsr8;  \r
+#define PCSR8 _pcsr8.word\r
+#define PCSR8_D0 _pcsr8.bit._D0\r
+#define PCSR8_D1 _pcsr8.bit._D1\r
+#define PCSR8_D2 _pcsr8.bit._D2\r
+#define PCSR8_D3 _pcsr8.bit._D3\r
+#define PCSR8_D4 _pcsr8.bit._D4\r
+#define PCSR8_D5 _pcsr8.bit._D5\r
+#define PCSR8_D6 _pcsr8.bit._D6\r
+#define PCSR8_D7 _pcsr8.bit._D7\r
+#define PCSR8_D8 _pcsr8.bit._D8\r
+#define PCSR8_D9 _pcsr8.bit._D9\r
+#define PCSR8_D10 _pcsr8.bit._D10\r
+#define PCSR8_D11 _pcsr8.bit._D11\r
+#define PCSR8_D12 _pcsr8.bit._D12\r
+#define PCSR8_D13 _pcsr8.bit._D13\r
+#define PCSR8_D14 _pcsr8.bit._D14\r
+#define PCSR8_D15 _pcsr8.bit._D15\r
+#define PCSR8_D _pcsr8.bitc._D\r
+__IO_EXTENDED PDUT8STR _pdut8;  \r
+#define PDUT8 _pdut8.word\r
+#define PDUT8_D0 _pdut8.bit._D0\r
+#define PDUT8_D1 _pdut8.bit._D1\r
+#define PDUT8_D2 _pdut8.bit._D2\r
+#define PDUT8_D3 _pdut8.bit._D3\r
+#define PDUT8_D4 _pdut8.bit._D4\r
+#define PDUT8_D5 _pdut8.bit._D5\r
+#define PDUT8_D6 _pdut8.bit._D6\r
+#define PDUT8_D7 _pdut8.bit._D7\r
+#define PDUT8_D8 _pdut8.bit._D8\r
+#define PDUT8_D9 _pdut8.bit._D9\r
+#define PDUT8_D10 _pdut8.bit._D10\r
+#define PDUT8_D11 _pdut8.bit._D11\r
+#define PDUT8_D12 _pdut8.bit._D12\r
+#define PDUT8_D13 _pdut8.bit._D13\r
+#define PDUT8_D14 _pdut8.bit._D14\r
+#define PDUT8_D15 _pdut8.bit._D15\r
+#define PDUT8_D _pdut8.bitc._D\r
+__IO_EXTENDED PCN8STR _pcn8;  \r
+#define PCN8 _pcn8.word\r
+#define PCN8_OSEL _pcn8.bit._OSEL\r
+#define PCN8_OE _pcn8.bit._OE\r
+#define PCN8_IRS0 _pcn8.bit._IRS0\r
+#define PCN8_IRS1 _pcn8.bit._IRS1\r
+#define PCN8_IRQF _pcn8.bit._IRQF\r
+#define PCN8_IREN _pcn8.bit._IREN\r
+#define PCN8_EGS0 _pcn8.bit._EGS0\r
+#define PCN8_EGS1 _pcn8.bit._EGS1\r
+#define PCN8_PGMS _pcn8.bit._PGMS\r
+#define PCN8_CKS0 _pcn8.bit._CKS0\r
+#define PCN8_CKS1 _pcn8.bit._CKS1\r
+#define PCN8_RTRG _pcn8.bit._RTRG\r
+#define PCN8_MDSE _pcn8.bit._MDSE\r
+#define PCN8_STGR _pcn8.bit._STGR\r
+#define PCN8_CNTE _pcn8.bit._CNTE\r
+#define PCN8_IRS _pcn8.bitc._IRS\r
+#define PCN8_EGS _pcn8.bitc._EGS\r
+#define PCN8_CKS _pcn8.bitc._CKS\r
+__IO_EXTENDED PCNL8STR _pcnl8;  \r
+#define PCNL8 _pcnl8.byte\r
+#define PCNL8_OSEL _pcnl8.bit._OSEL\r
+#define PCNL8_OE _pcnl8.bit._OE\r
+#define PCNL8_IRS0 _pcnl8.bit._IRS0\r
+#define PCNL8_IRS1 _pcnl8.bit._IRS1\r
+#define PCNL8_IRQF _pcnl8.bit._IRQF\r
+#define PCNL8_IREN _pcnl8.bit._IREN\r
+#define PCNL8_EGS0 _pcnl8.bit._EGS0\r
+#define PCNL8_EGS1 _pcnl8.bit._EGS1\r
+#define PCNL8_IRS _pcnl8.bitc._IRS\r
+#define PCNL8_EGS _pcnl8.bitc._EGS\r
+__IO_EXTENDED PCNH8STR _pcnh8;  \r
+#define PCNH8 _pcnh8.byte\r
+#define PCNH8_PGMS _pcnh8.bit._PGMS\r
+#define PCNH8_CKS0 _pcnh8.bit._CKS0\r
+#define PCNH8_CKS1 _pcnh8.bit._CKS1\r
+#define PCNH8_RTRG _pcnh8.bit._RTRG\r
+#define PCNH8_MDSE _pcnh8.bit._MDSE\r
+#define PCNH8_STGR _pcnh8.bit._STGR\r
+#define PCNH8_CNTE _pcnh8.bit._CNTE\r
+#define PCNH8_CKS _pcnh8.bitc._CKS\r
+__IO_EXTENDED PTMR9STR _ptmr9;  \r
+#define PTMR9 _ptmr9.word\r
+#define PTMR9_D0 _ptmr9.bit._D0\r
+#define PTMR9_D1 _ptmr9.bit._D1\r
+#define PTMR9_D2 _ptmr9.bit._D2\r
+#define PTMR9_D3 _ptmr9.bit._D3\r
+#define PTMR9_D4 _ptmr9.bit._D4\r
+#define PTMR9_D5 _ptmr9.bit._D5\r
+#define PTMR9_D6 _ptmr9.bit._D6\r
+#define PTMR9_D7 _ptmr9.bit._D7\r
+#define PTMR9_D8 _ptmr9.bit._D8\r
+#define PTMR9_D9 _ptmr9.bit._D9\r
+#define PTMR9_D10 _ptmr9.bit._D10\r
+#define PTMR9_D11 _ptmr9.bit._D11\r
+#define PTMR9_D12 _ptmr9.bit._D12\r
+#define PTMR9_D13 _ptmr9.bit._D13\r
+#define PTMR9_D14 _ptmr9.bit._D14\r
+#define PTMR9_D15 _ptmr9.bit._D15\r
+#define PTMR9_D _ptmr9.bitc._D\r
+__IO_EXTENDED PCSR9STR _pcsr9;  \r
+#define PCSR9 _pcsr9.word\r
+#define PCSR9_D0 _pcsr9.bit._D0\r
+#define PCSR9_D1 _pcsr9.bit._D1\r
+#define PCSR9_D2 _pcsr9.bit._D2\r
+#define PCSR9_D3 _pcsr9.bit._D3\r
+#define PCSR9_D4 _pcsr9.bit._D4\r
+#define PCSR9_D5 _pcsr9.bit._D5\r
+#define PCSR9_D6 _pcsr9.bit._D6\r
+#define PCSR9_D7 _pcsr9.bit._D7\r
+#define PCSR9_D8 _pcsr9.bit._D8\r
+#define PCSR9_D9 _pcsr9.bit._D9\r
+#define PCSR9_D10 _pcsr9.bit._D10\r
+#define PCSR9_D11 _pcsr9.bit._D11\r
+#define PCSR9_D12 _pcsr9.bit._D12\r
+#define PCSR9_D13 _pcsr9.bit._D13\r
+#define PCSR9_D14 _pcsr9.bit._D14\r
+#define PCSR9_D15 _pcsr9.bit._D15\r
+#define PCSR9_D _pcsr9.bitc._D\r
+__IO_EXTENDED PDUT9STR _pdut9;  \r
+#define PDUT9 _pdut9.word\r
+#define PDUT9_D0 _pdut9.bit._D0\r
+#define PDUT9_D1 _pdut9.bit._D1\r
+#define PDUT9_D2 _pdut9.bit._D2\r
+#define PDUT9_D3 _pdut9.bit._D3\r
+#define PDUT9_D4 _pdut9.bit._D4\r
+#define PDUT9_D5 _pdut9.bit._D5\r
+#define PDUT9_D6 _pdut9.bit._D6\r
+#define PDUT9_D7 _pdut9.bit._D7\r
+#define PDUT9_D8 _pdut9.bit._D8\r
+#define PDUT9_D9 _pdut9.bit._D9\r
+#define PDUT9_D10 _pdut9.bit._D10\r
+#define PDUT9_D11 _pdut9.bit._D11\r
+#define PDUT9_D12 _pdut9.bit._D12\r
+#define PDUT9_D13 _pdut9.bit._D13\r
+#define PDUT9_D14 _pdut9.bit._D14\r
+#define PDUT9_D15 _pdut9.bit._D15\r
+#define PDUT9_D _pdut9.bitc._D\r
+__IO_EXTENDED PCN9STR _pcn9;  \r
+#define PCN9 _pcn9.word\r
+#define PCN9_OSEL _pcn9.bit._OSEL\r
+#define PCN9_OE _pcn9.bit._OE\r
+#define PCN9_IRS0 _pcn9.bit._IRS0\r
+#define PCN9_IRS1 _pcn9.bit._IRS1\r
+#define PCN9_IRQF _pcn9.bit._IRQF\r
+#define PCN9_IREN _pcn9.bit._IREN\r
+#define PCN9_EGS0 _pcn9.bit._EGS0\r
+#define PCN9_EGS1 _pcn9.bit._EGS1\r
+#define PCN9_PGMS _pcn9.bit._PGMS\r
+#define PCN9_CKS0 _pcn9.bit._CKS0\r
+#define PCN9_CKS1 _pcn9.bit._CKS1\r
+#define PCN9_RTRG _pcn9.bit._RTRG\r
+#define PCN9_MDSE _pcn9.bit._MDSE\r
+#define PCN9_STGR _pcn9.bit._STGR\r
+#define PCN9_CNTE _pcn9.bit._CNTE\r
+#define PCN9_IRS _pcn9.bitc._IRS\r
+#define PCN9_EGS _pcn9.bitc._EGS\r
+#define PCN9_CKS _pcn9.bitc._CKS\r
+__IO_EXTENDED PCNL9STR _pcnl9;  \r
+#define PCNL9 _pcnl9.byte\r
+#define PCNL9_OSEL _pcnl9.bit._OSEL\r
+#define PCNL9_OE _pcnl9.bit._OE\r
+#define PCNL9_IRS0 _pcnl9.bit._IRS0\r
+#define PCNL9_IRS1 _pcnl9.bit._IRS1\r
+#define PCNL9_IRQF _pcnl9.bit._IRQF\r
+#define PCNL9_IREN _pcnl9.bit._IREN\r
+#define PCNL9_EGS0 _pcnl9.bit._EGS0\r
+#define PCNL9_EGS1 _pcnl9.bit._EGS1\r
+#define PCNL9_IRS _pcnl9.bitc._IRS\r
+#define PCNL9_EGS _pcnl9.bitc._EGS\r
+__IO_EXTENDED PCNH9STR _pcnh9;  \r
+#define PCNH9 _pcnh9.byte\r
+#define PCNH9_PGMS _pcnh9.bit._PGMS\r
+#define PCNH9_CKS0 _pcnh9.bit._CKS0\r
+#define PCNH9_CKS1 _pcnh9.bit._CKS1\r
+#define PCNH9_RTRG _pcnh9.bit._RTRG\r
+#define PCNH9_MDSE _pcnh9.bit._MDSE\r
+#define PCNH9_STGR _pcnh9.bit._STGR\r
+#define PCNH9_CNTE _pcnh9.bit._CNTE\r
+#define PCNH9_CKS _pcnh9.bitc._CKS\r
+__IO_EXTENDED PTMR10STR _ptmr10;  \r
+#define PTMR10 _ptmr10.word\r
+#define PTMR10_D0 _ptmr10.bit._D0\r
+#define PTMR10_D1 _ptmr10.bit._D1\r
+#define PTMR10_D2 _ptmr10.bit._D2\r
+#define PTMR10_D3 _ptmr10.bit._D3\r
+#define PTMR10_D4 _ptmr10.bit._D4\r
+#define PTMR10_D5 _ptmr10.bit._D5\r
+#define PTMR10_D6 _ptmr10.bit._D6\r
+#define PTMR10_D7 _ptmr10.bit._D7\r
+#define PTMR10_D8 _ptmr10.bit._D8\r
+#define PTMR10_D9 _ptmr10.bit._D9\r
+#define PTMR10_D10 _ptmr10.bit._D10\r
+#define PTMR10_D11 _ptmr10.bit._D11\r
+#define PTMR10_D12 _ptmr10.bit._D12\r
+#define PTMR10_D13 _ptmr10.bit._D13\r
+#define PTMR10_D14 _ptmr10.bit._D14\r
+#define PTMR10_D15 _ptmr10.bit._D15\r
+#define PTMR10_D _ptmr10.bitc._D\r
+__IO_EXTENDED PCSR10STR _pcsr10;  \r
+#define PCSR10 _pcsr10.word\r
+#define PCSR10_D0 _pcsr10.bit._D0\r
+#define PCSR10_D1 _pcsr10.bit._D1\r
+#define PCSR10_D2 _pcsr10.bit._D2\r
+#define PCSR10_D3 _pcsr10.bit._D3\r
+#define PCSR10_D4 _pcsr10.bit._D4\r
+#define PCSR10_D5 _pcsr10.bit._D5\r
+#define PCSR10_D6 _pcsr10.bit._D6\r
+#define PCSR10_D7 _pcsr10.bit._D7\r
+#define PCSR10_D8 _pcsr10.bit._D8\r
+#define PCSR10_D9 _pcsr10.bit._D9\r
+#define PCSR10_D10 _pcsr10.bit._D10\r
+#define PCSR10_D11 _pcsr10.bit._D11\r
+#define PCSR10_D12 _pcsr10.bit._D12\r
+#define PCSR10_D13 _pcsr10.bit._D13\r
+#define PCSR10_D14 _pcsr10.bit._D14\r
+#define PCSR10_D15 _pcsr10.bit._D15\r
+#define PCSR10_D _pcsr10.bitc._D\r
+__IO_EXTENDED PDUT10STR _pdut10;  \r
+#define PDUT10 _pdut10.word\r
+#define PDUT10_D0 _pdut10.bit._D0\r
+#define PDUT10_D1 _pdut10.bit._D1\r
+#define PDUT10_D2 _pdut10.bit._D2\r
+#define PDUT10_D3 _pdut10.bit._D3\r
+#define PDUT10_D4 _pdut10.bit._D4\r
+#define PDUT10_D5 _pdut10.bit._D5\r
+#define PDUT10_D6 _pdut10.bit._D6\r
+#define PDUT10_D7 _pdut10.bit._D7\r
+#define PDUT10_D8 _pdut10.bit._D8\r
+#define PDUT10_D9 _pdut10.bit._D9\r
+#define PDUT10_D10 _pdut10.bit._D10\r
+#define PDUT10_D11 _pdut10.bit._D11\r
+#define PDUT10_D12 _pdut10.bit._D12\r
+#define PDUT10_D13 _pdut10.bit._D13\r
+#define PDUT10_D14 _pdut10.bit._D14\r
+#define PDUT10_D15 _pdut10.bit._D15\r
+#define PDUT10_D _pdut10.bitc._D\r
+__IO_EXTENDED PCN10STR _pcn10;  \r
+#define PCN10 _pcn10.word\r
+#define PCN10_OSEL _pcn10.bit._OSEL\r
+#define PCN10_OE _pcn10.bit._OE\r
+#define PCN10_IRS0 _pcn10.bit._IRS0\r
+#define PCN10_IRS1 _pcn10.bit._IRS1\r
+#define PCN10_IRQF _pcn10.bit._IRQF\r
+#define PCN10_IREN _pcn10.bit._IREN\r
+#define PCN10_EGS0 _pcn10.bit._EGS0\r
+#define PCN10_EGS1 _pcn10.bit._EGS1\r
+#define PCN10_PGMS _pcn10.bit._PGMS\r
+#define PCN10_CKS0 _pcn10.bit._CKS0\r
+#define PCN10_CKS1 _pcn10.bit._CKS1\r
+#define PCN10_RTRG _pcn10.bit._RTRG\r
+#define PCN10_MDSE _pcn10.bit._MDSE\r
+#define PCN10_STGR _pcn10.bit._STGR\r
+#define PCN10_CNTE _pcn10.bit._CNTE\r
+#define PCN10_IRS _pcn10.bitc._IRS\r
+#define PCN10_EGS _pcn10.bitc._EGS\r
+#define PCN10_CKS _pcn10.bitc._CKS\r
+__IO_EXTENDED PCNL10STR _pcnl10;  \r
+#define PCNL10 _pcnl10.byte\r
+#define PCNL10_OSEL _pcnl10.bit._OSEL\r
+#define PCNL10_OE _pcnl10.bit._OE\r
+#define PCNL10_IRS0 _pcnl10.bit._IRS0\r
+#define PCNL10_IRS1 _pcnl10.bit._IRS1\r
+#define PCNL10_IRQF _pcnl10.bit._IRQF\r
+#define PCNL10_IREN _pcnl10.bit._IREN\r
+#define PCNL10_EGS0 _pcnl10.bit._EGS0\r
+#define PCNL10_EGS1 _pcnl10.bit._EGS1\r
+#define PCNL10_IRS _pcnl10.bitc._IRS\r
+#define PCNL10_EGS _pcnl10.bitc._EGS\r
+__IO_EXTENDED PCNH10STR _pcnh10;  \r
+#define PCNH10 _pcnh10.byte\r
+#define PCNH10_PGMS _pcnh10.bit._PGMS\r
+#define PCNH10_CKS0 _pcnh10.bit._CKS0\r
+#define PCNH10_CKS1 _pcnh10.bit._CKS1\r
+#define PCNH10_RTRG _pcnh10.bit._RTRG\r
+#define PCNH10_MDSE _pcnh10.bit._MDSE\r
+#define PCNH10_STGR _pcnh10.bit._STGR\r
+#define PCNH10_CNTE _pcnh10.bit._CNTE\r
+#define PCNH10_CKS _pcnh10.bitc._CKS\r
+__IO_EXTENDED PTMR11STR _ptmr11;  \r
+#define PTMR11 _ptmr11.word\r
+#define PTMR11_D0 _ptmr11.bit._D0\r
+#define PTMR11_D1 _ptmr11.bit._D1\r
+#define PTMR11_D2 _ptmr11.bit._D2\r
+#define PTMR11_D3 _ptmr11.bit._D3\r
+#define PTMR11_D4 _ptmr11.bit._D4\r
+#define PTMR11_D5 _ptmr11.bit._D5\r
+#define PTMR11_D6 _ptmr11.bit._D6\r
+#define PTMR11_D7 _ptmr11.bit._D7\r
+#define PTMR11_D8 _ptmr11.bit._D8\r
+#define PTMR11_D9 _ptmr11.bit._D9\r
+#define PTMR11_D10 _ptmr11.bit._D10\r
+#define PTMR11_D11 _ptmr11.bit._D11\r
+#define PTMR11_D12 _ptmr11.bit._D12\r
+#define PTMR11_D13 _ptmr11.bit._D13\r
+#define PTMR11_D14 _ptmr11.bit._D14\r
+#define PTMR11_D15 _ptmr11.bit._D15\r
+#define PTMR11_D _ptmr11.bitc._D\r
+__IO_EXTENDED PCSR11STR _pcsr11;  \r
+#define PCSR11 _pcsr11.word\r
+#define PCSR11_D0 _pcsr11.bit._D0\r
+#define PCSR11_D1 _pcsr11.bit._D1\r
+#define PCSR11_D2 _pcsr11.bit._D2\r
+#define PCSR11_D3 _pcsr11.bit._D3\r
+#define PCSR11_D4 _pcsr11.bit._D4\r
+#define PCSR11_D5 _pcsr11.bit._D5\r
+#define PCSR11_D6 _pcsr11.bit._D6\r
+#define PCSR11_D7 _pcsr11.bit._D7\r
+#define PCSR11_D8 _pcsr11.bit._D8\r
+#define PCSR11_D9 _pcsr11.bit._D9\r
+#define PCSR11_D10 _pcsr11.bit._D10\r
+#define PCSR11_D11 _pcsr11.bit._D11\r
+#define PCSR11_D12 _pcsr11.bit._D12\r
+#define PCSR11_D13 _pcsr11.bit._D13\r
+#define PCSR11_D14 _pcsr11.bit._D14\r
+#define PCSR11_D15 _pcsr11.bit._D15\r
+#define PCSR11_D _pcsr11.bitc._D\r
+__IO_EXTENDED PDUT11STR _pdut11;  \r
+#define PDUT11 _pdut11.word\r
+#define PDUT11_D0 _pdut11.bit._D0\r
+#define PDUT11_D1 _pdut11.bit._D1\r
+#define PDUT11_D2 _pdut11.bit._D2\r
+#define PDUT11_D3 _pdut11.bit._D3\r
+#define PDUT11_D4 _pdut11.bit._D4\r
+#define PDUT11_D5 _pdut11.bit._D5\r
+#define PDUT11_D6 _pdut11.bit._D6\r
+#define PDUT11_D7 _pdut11.bit._D7\r
+#define PDUT11_D8 _pdut11.bit._D8\r
+#define PDUT11_D9 _pdut11.bit._D9\r
+#define PDUT11_D10 _pdut11.bit._D10\r
+#define PDUT11_D11 _pdut11.bit._D11\r
+#define PDUT11_D12 _pdut11.bit._D12\r
+#define PDUT11_D13 _pdut11.bit._D13\r
+#define PDUT11_D14 _pdut11.bit._D14\r
+#define PDUT11_D15 _pdut11.bit._D15\r
+#define PDUT11_D _pdut11.bitc._D\r
+__IO_EXTENDED PCN11STR _pcn11;  \r
+#define PCN11 _pcn11.word\r
+#define PCN11_OSEL _pcn11.bit._OSEL\r
+#define PCN11_OE _pcn11.bit._OE\r
+#define PCN11_IRS0 _pcn11.bit._IRS0\r
+#define PCN11_IRS1 _pcn11.bit._IRS1\r
+#define PCN11_IRQF _pcn11.bit._IRQF\r
+#define PCN11_IREN _pcn11.bit._IREN\r
+#define PCN11_EGS0 _pcn11.bit._EGS0\r
+#define PCN11_EGS1 _pcn11.bit._EGS1\r
+#define PCN11_PGMS _pcn11.bit._PGMS\r
+#define PCN11_CKS0 _pcn11.bit._CKS0\r
+#define PCN11_CKS1 _pcn11.bit._CKS1\r
+#define PCN11_RTRG _pcn11.bit._RTRG\r
+#define PCN11_MDSE _pcn11.bit._MDSE\r
+#define PCN11_STGR _pcn11.bit._STGR\r
+#define PCN11_CNTE _pcn11.bit._CNTE\r
+#define PCN11_IRS _pcn11.bitc._IRS\r
+#define PCN11_EGS _pcn11.bitc._EGS\r
+#define PCN11_CKS _pcn11.bitc._CKS\r
+__IO_EXTENDED PCNL11STR _pcnl11;  \r
+#define PCNL11 _pcnl11.byte\r
+#define PCNL11_OSEL _pcnl11.bit._OSEL\r
+#define PCNL11_OE _pcnl11.bit._OE\r
+#define PCNL11_IRS0 _pcnl11.bit._IRS0\r
+#define PCNL11_IRS1 _pcnl11.bit._IRS1\r
+#define PCNL11_IRQF _pcnl11.bit._IRQF\r
+#define PCNL11_IREN _pcnl11.bit._IREN\r
+#define PCNL11_EGS0 _pcnl11.bit._EGS0\r
+#define PCNL11_EGS1 _pcnl11.bit._EGS1\r
+#define PCNL11_IRS _pcnl11.bitc._IRS\r
+#define PCNL11_EGS _pcnl11.bitc._EGS\r
+__IO_EXTENDED PCNH11STR _pcnh11;  \r
+#define PCNH11 _pcnh11.byte\r
+#define PCNH11_PGMS _pcnh11.bit._PGMS\r
+#define PCNH11_CKS0 _pcnh11.bit._CKS0\r
+#define PCNH11_CKS1 _pcnh11.bit._CKS1\r
+#define PCNH11_RTRG _pcnh11.bit._RTRG\r
+#define PCNH11_MDSE _pcnh11.bit._MDSE\r
+#define PCNH11_STGR _pcnh11.bit._STGR\r
+#define PCNH11_CNTE _pcnh11.bit._CNTE\r
+#define PCNH11_CKS _pcnh11.bitc._CKS\r
+__IO_EXTENDED GCN13STR _gcn13;  \r
+#define GCN13 _gcn13.word\r
+#define GCN13_TSEL00 _gcn13.bit._TSEL00\r
+#define GCN13_TSEL01 _gcn13.bit._TSEL01\r
+#define GCN13_TSEL02 _gcn13.bit._TSEL02\r
+#define GCN13_TSEL03 _gcn13.bit._TSEL03\r
+#define GCN13_TSEL10 _gcn13.bit._TSEL10\r
+#define GCN13_TSEL11 _gcn13.bit._TSEL11\r
+#define GCN13_TSEL12 _gcn13.bit._TSEL12\r
+#define GCN13_TSEL13 _gcn13.bit._TSEL13\r
+#define GCN13_TSEL20 _gcn13.bit._TSEL20\r
+#define GCN13_TSEL21 _gcn13.bit._TSEL21\r
+#define GCN13_TSEL22 _gcn13.bit._TSEL22\r
+#define GCN13_TSEL23 _gcn13.bit._TSEL23\r
+#define GCN13_TSEL30 _gcn13.bit._TSEL30\r
+#define GCN13_TSEL31 _gcn13.bit._TSEL31\r
+#define GCN13_TSEL32 _gcn13.bit._TSEL32\r
+#define GCN13_TSEL33 _gcn13.bit._TSEL33\r
+#define GCN13_TSEL0 _gcn13.bitc._TSEL0\r
+#define GCN13_TSEL1 _gcn13.bitc._TSEL1\r
+#define GCN13_TSEL2 _gcn13.bitc._TSEL2\r
+#define GCN13_TSEL3 _gcn13.bitc._TSEL3\r
+__IO_EXTENDED GCN1L3STR _gcn1l3;  \r
+#define GCN1L3 _gcn1l3.byte\r
+#define GCN1L3_TSEL00 _gcn1l3.bit._TSEL00\r
+#define GCN1L3_TSEL01 _gcn1l3.bit._TSEL01\r
+#define GCN1L3_TSEL02 _gcn1l3.bit._TSEL02\r
+#define GCN1L3_TSEL03 _gcn1l3.bit._TSEL03\r
+#define GCN1L3_TSEL10 _gcn1l3.bit._TSEL10\r
+#define GCN1L3_TSEL11 _gcn1l3.bit._TSEL11\r
+#define GCN1L3_TSEL12 _gcn1l3.bit._TSEL12\r
+#define GCN1L3_TSEL13 _gcn1l3.bit._TSEL13\r
+#define GCN1L3_TSEL0 _gcn1l3.bitc._TSEL0\r
+#define GCN1L3_TSEL1 _gcn1l3.bitc._TSEL1\r
+__IO_EXTENDED GCN1H3STR _gcn1h3;  \r
+#define GCN1H3 _gcn1h3.byte\r
+#define GCN1H3_TSEL20 _gcn1h3.bit._TSEL20\r
+#define GCN1H3_TSEL21 _gcn1h3.bit._TSEL21\r
+#define GCN1H3_TSEL22 _gcn1h3.bit._TSEL22\r
+#define GCN1H3_TSEL23 _gcn1h3.bit._TSEL23\r
+#define GCN1H3_TSEL30 _gcn1h3.bit._TSEL30\r
+#define GCN1H3_TSEL31 _gcn1h3.bit._TSEL31\r
+#define GCN1H3_TSEL32 _gcn1h3.bit._TSEL32\r
+#define GCN1H3_TSEL33 _gcn1h3.bit._TSEL33\r
+#define GCN1H3_TSEL2 _gcn1h3.bitc._TSEL2\r
+#define GCN1H3_TSEL3 _gcn1h3.bitc._TSEL3\r
+__IO_EXTENDED GCN23STR _gcn23;  \r
+#define GCN23 _gcn23.word\r
+#define GCN23_EN0 _gcn23.bit._EN0\r
+#define GCN23_EN1 _gcn23.bit._EN1\r
+#define GCN23_EN2 _gcn23.bit._EN2\r
+#define GCN23_EN3 _gcn23.bit._EN3\r
+#define GCN23_CKSEL0 _gcn23.bit._CKSEL0\r
+#define GCN23_CKSEL1 _gcn23.bit._CKSEL1\r
+#define GCN23_CKSEL2 _gcn23.bit._CKSEL2\r
+#define GCN23_CKSEL3 _gcn23.bit._CKSEL3\r
+#define GCN23_EN _gcn23.bitc._EN\r
+#define GCN23_CKSEL _gcn23.bitc._CKSEL\r
+__IO_EXTENDED GCN2L3STR _gcn2l3;  \r
+#define GCN2L3 _gcn2l3.byte\r
+#define GCN2L3_EN0 _gcn2l3.bit._EN0\r
+#define GCN2L3_EN1 _gcn2l3.bit._EN1\r
+#define GCN2L3_EN2 _gcn2l3.bit._EN2\r
+#define GCN2L3_EN3 _gcn2l3.bit._EN3\r
+#define GCN2L3_EN _gcn2l3.bitc._EN\r
+__IO_EXTENDED GCN2H3STR _gcn2h3;  \r
+#define GCN2H3 _gcn2h3.byte\r
+#define GCN2H3_CKSEL0 _gcn2h3.bit._CKSEL0\r
+#define GCN2H3_CKSEL1 _gcn2h3.bit._CKSEL1\r
+#define GCN2H3_CKSEL2 _gcn2h3.bit._CKSEL2\r
+#define GCN2H3_CKSEL3 _gcn2h3.bit._CKSEL3\r
+#define GCN2H3_CKSEL _gcn2h3.bitc._CKSEL\r
+__IO_EXTENDED PTMR12STR _ptmr12;  \r
+#define PTMR12 _ptmr12.word\r
+#define PTMR12_D0 _ptmr12.bit._D0\r
+#define PTMR12_D1 _ptmr12.bit._D1\r
+#define PTMR12_D2 _ptmr12.bit._D2\r
+#define PTMR12_D3 _ptmr12.bit._D3\r
+#define PTMR12_D4 _ptmr12.bit._D4\r
+#define PTMR12_D5 _ptmr12.bit._D5\r
+#define PTMR12_D6 _ptmr12.bit._D6\r
+#define PTMR12_D7 _ptmr12.bit._D7\r
+#define PTMR12_D8 _ptmr12.bit._D8\r
+#define PTMR12_D9 _ptmr12.bit._D9\r
+#define PTMR12_D10 _ptmr12.bit._D10\r
+#define PTMR12_D11 _ptmr12.bit._D11\r
+#define PTMR12_D12 _ptmr12.bit._D12\r
+#define PTMR12_D13 _ptmr12.bit._D13\r
+#define PTMR12_D14 _ptmr12.bit._D14\r
+#define PTMR12_D15 _ptmr12.bit._D15\r
+#define PTMR12_D _ptmr12.bitc._D\r
+__IO_EXTENDED PCSR12STR _pcsr12;  \r
+#define PCSR12 _pcsr12.word\r
+#define PCSR12_D0 _pcsr12.bit._D0\r
+#define PCSR12_D1 _pcsr12.bit._D1\r
+#define PCSR12_D2 _pcsr12.bit._D2\r
+#define PCSR12_D3 _pcsr12.bit._D3\r
+#define PCSR12_D4 _pcsr12.bit._D4\r
+#define PCSR12_D5 _pcsr12.bit._D5\r
+#define PCSR12_D6 _pcsr12.bit._D6\r
+#define PCSR12_D7 _pcsr12.bit._D7\r
+#define PCSR12_D8 _pcsr12.bit._D8\r
+#define PCSR12_D9 _pcsr12.bit._D9\r
+#define PCSR12_D10 _pcsr12.bit._D10\r
+#define PCSR12_D11 _pcsr12.bit._D11\r
+#define PCSR12_D12 _pcsr12.bit._D12\r
+#define PCSR12_D13 _pcsr12.bit._D13\r
+#define PCSR12_D14 _pcsr12.bit._D14\r
+#define PCSR12_D15 _pcsr12.bit._D15\r
+#define PCSR12_D _pcsr12.bitc._D\r
+__IO_EXTENDED PDUT12STR _pdut12;  \r
+#define PDUT12 _pdut12.word\r
+#define PDUT12_D0 _pdut12.bit._D0\r
+#define PDUT12_D1 _pdut12.bit._D1\r
+#define PDUT12_D2 _pdut12.bit._D2\r
+#define PDUT12_D3 _pdut12.bit._D3\r
+#define PDUT12_D4 _pdut12.bit._D4\r
+#define PDUT12_D5 _pdut12.bit._D5\r
+#define PDUT12_D6 _pdut12.bit._D6\r
+#define PDUT12_D7 _pdut12.bit._D7\r
+#define PDUT12_D8 _pdut12.bit._D8\r
+#define PDUT12_D9 _pdut12.bit._D9\r
+#define PDUT12_D10 _pdut12.bit._D10\r
+#define PDUT12_D11 _pdut12.bit._D11\r
+#define PDUT12_D12 _pdut12.bit._D12\r
+#define PDUT12_D13 _pdut12.bit._D13\r
+#define PDUT12_D14 _pdut12.bit._D14\r
+#define PDUT12_D15 _pdut12.bit._D15\r
+#define PDUT12_D _pdut12.bitc._D\r
+__IO_EXTENDED PCN12STR _pcn12;  \r
+#define PCN12 _pcn12.word\r
+#define PCN12_OSEL _pcn12.bit._OSEL\r
+#define PCN12_OE _pcn12.bit._OE\r
+#define PCN12_IRS0 _pcn12.bit._IRS0\r
+#define PCN12_IRS1 _pcn12.bit._IRS1\r
+#define PCN12_IRQF _pcn12.bit._IRQF\r
+#define PCN12_IREN _pcn12.bit._IREN\r
+#define PCN12_EGS0 _pcn12.bit._EGS0\r
+#define PCN12_EGS1 _pcn12.bit._EGS1\r
+#define PCN12_PGMS _pcn12.bit._PGMS\r
+#define PCN12_CKS0 _pcn12.bit._CKS0\r
+#define PCN12_CKS1 _pcn12.bit._CKS1\r
+#define PCN12_RTRG _pcn12.bit._RTRG\r
+#define PCN12_MDSE _pcn12.bit._MDSE\r
+#define PCN12_STGR _pcn12.bit._STGR\r
+#define PCN12_CNTE _pcn12.bit._CNTE\r
+#define PCN12_IRS _pcn12.bitc._IRS\r
+#define PCN12_EGS _pcn12.bitc._EGS\r
+#define PCN12_CKS _pcn12.bitc._CKS\r
+__IO_EXTENDED PCNL12STR _pcnl12;  \r
+#define PCNL12 _pcnl12.byte\r
+#define PCNL12_OSEL _pcnl12.bit._OSEL\r
+#define PCNL12_OE _pcnl12.bit._OE\r
+#define PCNL12_IRS0 _pcnl12.bit._IRS0\r
+#define PCNL12_IRS1 _pcnl12.bit._IRS1\r
+#define PCNL12_IRQF _pcnl12.bit._IRQF\r
+#define PCNL12_IREN _pcnl12.bit._IREN\r
+#define PCNL12_EGS0 _pcnl12.bit._EGS0\r
+#define PCNL12_EGS1 _pcnl12.bit._EGS1\r
+#define PCNL12_IRS _pcnl12.bitc._IRS\r
+#define PCNL12_EGS _pcnl12.bitc._EGS\r
+__IO_EXTENDED PCNH12STR _pcnh12;  \r
+#define PCNH12 _pcnh12.byte\r
+#define PCNH12_PGMS _pcnh12.bit._PGMS\r
+#define PCNH12_CKS0 _pcnh12.bit._CKS0\r
+#define PCNH12_CKS1 _pcnh12.bit._CKS1\r
+#define PCNH12_RTRG _pcnh12.bit._RTRG\r
+#define PCNH12_MDSE _pcnh12.bit._MDSE\r
+#define PCNH12_STGR _pcnh12.bit._STGR\r
+#define PCNH12_CNTE _pcnh12.bit._CNTE\r
+#define PCNH12_CKS _pcnh12.bitc._CKS\r
+__IO_EXTENDED PTMR13STR _ptmr13;  \r
+#define PTMR13 _ptmr13.word\r
+#define PTMR13_D0 _ptmr13.bit._D0\r
+#define PTMR13_D1 _ptmr13.bit._D1\r
+#define PTMR13_D2 _ptmr13.bit._D2\r
+#define PTMR13_D3 _ptmr13.bit._D3\r
+#define PTMR13_D4 _ptmr13.bit._D4\r
+#define PTMR13_D5 _ptmr13.bit._D5\r
+#define PTMR13_D6 _ptmr13.bit._D6\r
+#define PTMR13_D7 _ptmr13.bit._D7\r
+#define PTMR13_D8 _ptmr13.bit._D8\r
+#define PTMR13_D9 _ptmr13.bit._D9\r
+#define PTMR13_D10 _ptmr13.bit._D10\r
+#define PTMR13_D11 _ptmr13.bit._D11\r
+#define PTMR13_D12 _ptmr13.bit._D12\r
+#define PTMR13_D13 _ptmr13.bit._D13\r
+#define PTMR13_D14 _ptmr13.bit._D14\r
+#define PTMR13_D15 _ptmr13.bit._D15\r
+#define PTMR13_D _ptmr13.bitc._D\r
+__IO_EXTENDED PCSR13STR _pcsr13;  \r
+#define PCSR13 _pcsr13.word\r
+#define PCSR13_D0 _pcsr13.bit._D0\r
+#define PCSR13_D1 _pcsr13.bit._D1\r
+#define PCSR13_D2 _pcsr13.bit._D2\r
+#define PCSR13_D3 _pcsr13.bit._D3\r
+#define PCSR13_D4 _pcsr13.bit._D4\r
+#define PCSR13_D5 _pcsr13.bit._D5\r
+#define PCSR13_D6 _pcsr13.bit._D6\r
+#define PCSR13_D7 _pcsr13.bit._D7\r
+#define PCSR13_D8 _pcsr13.bit._D8\r
+#define PCSR13_D9 _pcsr13.bit._D9\r
+#define PCSR13_D10 _pcsr13.bit._D10\r
+#define PCSR13_D11 _pcsr13.bit._D11\r
+#define PCSR13_D12 _pcsr13.bit._D12\r
+#define PCSR13_D13 _pcsr13.bit._D13\r
+#define PCSR13_D14 _pcsr13.bit._D14\r
+#define PCSR13_D15 _pcsr13.bit._D15\r
+#define PCSR13_D _pcsr13.bitc._D\r
+__IO_EXTENDED PDUT13STR _pdut13;  \r
+#define PDUT13 _pdut13.word\r
+#define PDUT13_D0 _pdut13.bit._D0\r
+#define PDUT13_D1 _pdut13.bit._D1\r
+#define PDUT13_D2 _pdut13.bit._D2\r
+#define PDUT13_D3 _pdut13.bit._D3\r
+#define PDUT13_D4 _pdut13.bit._D4\r
+#define PDUT13_D5 _pdut13.bit._D5\r
+#define PDUT13_D6 _pdut13.bit._D6\r
+#define PDUT13_D7 _pdut13.bit._D7\r
+#define PDUT13_D8 _pdut13.bit._D8\r
+#define PDUT13_D9 _pdut13.bit._D9\r
+#define PDUT13_D10 _pdut13.bit._D10\r
+#define PDUT13_D11 _pdut13.bit._D11\r
+#define PDUT13_D12 _pdut13.bit._D12\r
+#define PDUT13_D13 _pdut13.bit._D13\r
+#define PDUT13_D14 _pdut13.bit._D14\r
+#define PDUT13_D15 _pdut13.bit._D15\r
+#define PDUT13_D _pdut13.bitc._D\r
+__IO_EXTENDED PCN13STR _pcn13;  \r
+#define PCN13 _pcn13.word\r
+#define PCN13_OSEL _pcn13.bit._OSEL\r
+#define PCN13_OE _pcn13.bit._OE\r
+#define PCN13_IRS0 _pcn13.bit._IRS0\r
+#define PCN13_IRS1 _pcn13.bit._IRS1\r
+#define PCN13_IRQF _pcn13.bit._IRQF\r
+#define PCN13_IREN _pcn13.bit._IREN\r
+#define PCN13_EGS0 _pcn13.bit._EGS0\r
+#define PCN13_EGS1 _pcn13.bit._EGS1\r
+#define PCN13_PGMS _pcn13.bit._PGMS\r
+#define PCN13_CKS0 _pcn13.bit._CKS0\r
+#define PCN13_CKS1 _pcn13.bit._CKS1\r
+#define PCN13_RTRG _pcn13.bit._RTRG\r
+#define PCN13_MDSE _pcn13.bit._MDSE\r
+#define PCN13_STGR _pcn13.bit._STGR\r
+#define PCN13_CNTE _pcn13.bit._CNTE\r
+#define PCN13_IRS _pcn13.bitc._IRS\r
+#define PCN13_EGS _pcn13.bitc._EGS\r
+#define PCN13_CKS _pcn13.bitc._CKS\r
+__IO_EXTENDED PCNL13STR _pcnl13;  \r
+#define PCNL13 _pcnl13.byte\r
+#define PCNL13_OSEL _pcnl13.bit._OSEL\r
+#define PCNL13_OE _pcnl13.bit._OE\r
+#define PCNL13_IRS0 _pcnl13.bit._IRS0\r
+#define PCNL13_IRS1 _pcnl13.bit._IRS1\r
+#define PCNL13_IRQF _pcnl13.bit._IRQF\r
+#define PCNL13_IREN _pcnl13.bit._IREN\r
+#define PCNL13_EGS0 _pcnl13.bit._EGS0\r
+#define PCNL13_EGS1 _pcnl13.bit._EGS1\r
+#define PCNL13_IRS _pcnl13.bitc._IRS\r
+#define PCNL13_EGS _pcnl13.bitc._EGS\r
+__IO_EXTENDED PCNH13STR _pcnh13;  \r
+#define PCNH13 _pcnh13.byte\r
+#define PCNH13_PGMS _pcnh13.bit._PGMS\r
+#define PCNH13_CKS0 _pcnh13.bit._CKS0\r
+#define PCNH13_CKS1 _pcnh13.bit._CKS1\r
+#define PCNH13_RTRG _pcnh13.bit._RTRG\r
+#define PCNH13_MDSE _pcnh13.bit._MDSE\r
+#define PCNH13_STGR _pcnh13.bit._STGR\r
+#define PCNH13_CNTE _pcnh13.bit._CNTE\r
+#define PCNH13_CKS _pcnh13.bitc._CKS\r
+__IO_EXTENDED PTMR14STR _ptmr14;  \r
+#define PTMR14 _ptmr14.word\r
+#define PTMR14_D0 _ptmr14.bit._D0\r
+#define PTMR14_D1 _ptmr14.bit._D1\r
+#define PTMR14_D2 _ptmr14.bit._D2\r
+#define PTMR14_D3 _ptmr14.bit._D3\r
+#define PTMR14_D4 _ptmr14.bit._D4\r
+#define PTMR14_D5 _ptmr14.bit._D5\r
+#define PTMR14_D6 _ptmr14.bit._D6\r
+#define PTMR14_D7 _ptmr14.bit._D7\r
+#define PTMR14_D8 _ptmr14.bit._D8\r
+#define PTMR14_D9 _ptmr14.bit._D9\r
+#define PTMR14_D10 _ptmr14.bit._D10\r
+#define PTMR14_D11 _ptmr14.bit._D11\r
+#define PTMR14_D12 _ptmr14.bit._D12\r
+#define PTMR14_D13 _ptmr14.bit._D13\r
+#define PTMR14_D14 _ptmr14.bit._D14\r
+#define PTMR14_D15 _ptmr14.bit._D15\r
+#define PTMR14_D _ptmr14.bitc._D\r
+__IO_EXTENDED PCSR14STR _pcsr14;  \r
+#define PCSR14 _pcsr14.word\r
+#define PCSR14_D0 _pcsr14.bit._D0\r
+#define PCSR14_D1 _pcsr14.bit._D1\r
+#define PCSR14_D2 _pcsr14.bit._D2\r
+#define PCSR14_D3 _pcsr14.bit._D3\r
+#define PCSR14_D4 _pcsr14.bit._D4\r
+#define PCSR14_D5 _pcsr14.bit._D5\r
+#define PCSR14_D6 _pcsr14.bit._D6\r
+#define PCSR14_D7 _pcsr14.bit._D7\r
+#define PCSR14_D8 _pcsr14.bit._D8\r
+#define PCSR14_D9 _pcsr14.bit._D9\r
+#define PCSR14_D10 _pcsr14.bit._D10\r
+#define PCSR14_D11 _pcsr14.bit._D11\r
+#define PCSR14_D12 _pcsr14.bit._D12\r
+#define PCSR14_D13 _pcsr14.bit._D13\r
+#define PCSR14_D14 _pcsr14.bit._D14\r
+#define PCSR14_D15 _pcsr14.bit._D15\r
+#define PCSR14_D _pcsr14.bitc._D\r
+__IO_EXTENDED PDUT14STR _pdut14;  \r
+#define PDUT14 _pdut14.word\r
+#define PDUT14_D0 _pdut14.bit._D0\r
+#define PDUT14_D1 _pdut14.bit._D1\r
+#define PDUT14_D2 _pdut14.bit._D2\r
+#define PDUT14_D3 _pdut14.bit._D3\r
+#define PDUT14_D4 _pdut14.bit._D4\r
+#define PDUT14_D5 _pdut14.bit._D5\r
+#define PDUT14_D6 _pdut14.bit._D6\r
+#define PDUT14_D7 _pdut14.bit._D7\r
+#define PDUT14_D8 _pdut14.bit._D8\r
+#define PDUT14_D9 _pdut14.bit._D9\r
+#define PDUT14_D10 _pdut14.bit._D10\r
+#define PDUT14_D11 _pdut14.bit._D11\r
+#define PDUT14_D12 _pdut14.bit._D12\r
+#define PDUT14_D13 _pdut14.bit._D13\r
+#define PDUT14_D14 _pdut14.bit._D14\r
+#define PDUT14_D15 _pdut14.bit._D15\r
+#define PDUT14_D _pdut14.bitc._D\r
+__IO_EXTENDED PCN14STR _pcn14;  \r
+#define PCN14 _pcn14.word\r
+#define PCN14_OSEL _pcn14.bit._OSEL\r
+#define PCN14_OE _pcn14.bit._OE\r
+#define PCN14_IRS0 _pcn14.bit._IRS0\r
+#define PCN14_IRS1 _pcn14.bit._IRS1\r
+#define PCN14_IRQF _pcn14.bit._IRQF\r
+#define PCN14_IREN _pcn14.bit._IREN\r
+#define PCN14_EGS0 _pcn14.bit._EGS0\r
+#define PCN14_EGS1 _pcn14.bit._EGS1\r
+#define PCN14_PGMS _pcn14.bit._PGMS\r
+#define PCN14_CKS0 _pcn14.bit._CKS0\r
+#define PCN14_CKS1 _pcn14.bit._CKS1\r
+#define PCN14_RTRG _pcn14.bit._RTRG\r
+#define PCN14_MDSE _pcn14.bit._MDSE\r
+#define PCN14_STGR _pcn14.bit._STGR\r
+#define PCN14_CNTE _pcn14.bit._CNTE\r
+#define PCN14_IRS _pcn14.bitc._IRS\r
+#define PCN14_EGS _pcn14.bitc._EGS\r
+#define PCN14_CKS _pcn14.bitc._CKS\r
+__IO_EXTENDED PCNL14STR _pcnl14;  \r
+#define PCNL14 _pcnl14.byte\r
+#define PCNL14_OSEL _pcnl14.bit._OSEL\r
+#define PCNL14_OE _pcnl14.bit._OE\r
+#define PCNL14_IRS0 _pcnl14.bit._IRS0\r
+#define PCNL14_IRS1 _pcnl14.bit._IRS1\r
+#define PCNL14_IRQF _pcnl14.bit._IRQF\r
+#define PCNL14_IREN _pcnl14.bit._IREN\r
+#define PCNL14_EGS0 _pcnl14.bit._EGS0\r
+#define PCNL14_EGS1 _pcnl14.bit._EGS1\r
+#define PCNL14_IRS _pcnl14.bitc._IRS\r
+#define PCNL14_EGS _pcnl14.bitc._EGS\r
+__IO_EXTENDED PCNH14STR _pcnh14;  \r
+#define PCNH14 _pcnh14.byte\r
+#define PCNH14_PGMS _pcnh14.bit._PGMS\r
+#define PCNH14_CKS0 _pcnh14.bit._CKS0\r
+#define PCNH14_CKS1 _pcnh14.bit._CKS1\r
+#define PCNH14_RTRG _pcnh14.bit._RTRG\r
+#define PCNH14_MDSE _pcnh14.bit._MDSE\r
+#define PCNH14_STGR _pcnh14.bit._STGR\r
+#define PCNH14_CNTE _pcnh14.bit._CNTE\r
+#define PCNH14_CKS _pcnh14.bitc._CKS\r
+__IO_EXTENDED PTMR15STR _ptmr15;  \r
+#define PTMR15 _ptmr15.word\r
+#define PTMR15_D0 _ptmr15.bit._D0\r
+#define PTMR15_D1 _ptmr15.bit._D1\r
+#define PTMR15_D2 _ptmr15.bit._D2\r
+#define PTMR15_D3 _ptmr15.bit._D3\r
+#define PTMR15_D4 _ptmr15.bit._D4\r
+#define PTMR15_D5 _ptmr15.bit._D5\r
+#define PTMR15_D6 _ptmr15.bit._D6\r
+#define PTMR15_D7 _ptmr15.bit._D7\r
+#define PTMR15_D8 _ptmr15.bit._D8\r
+#define PTMR15_D9 _ptmr15.bit._D9\r
+#define PTMR15_D10 _ptmr15.bit._D10\r
+#define PTMR15_D11 _ptmr15.bit._D11\r
+#define PTMR15_D12 _ptmr15.bit._D12\r
+#define PTMR15_D13 _ptmr15.bit._D13\r
+#define PTMR15_D14 _ptmr15.bit._D14\r
+#define PTMR15_D15 _ptmr15.bit._D15\r
+#define PTMR15_D _ptmr15.bitc._D\r
+__IO_EXTENDED PCSR15STR _pcsr15;  \r
+#define PCSR15 _pcsr15.word\r
+#define PCSR15_D0 _pcsr15.bit._D0\r
+#define PCSR15_D1 _pcsr15.bit._D1\r
+#define PCSR15_D2 _pcsr15.bit._D2\r
+#define PCSR15_D3 _pcsr15.bit._D3\r
+#define PCSR15_D4 _pcsr15.bit._D4\r
+#define PCSR15_D5 _pcsr15.bit._D5\r
+#define PCSR15_D6 _pcsr15.bit._D6\r
+#define PCSR15_D7 _pcsr15.bit._D7\r
+#define PCSR15_D8 _pcsr15.bit._D8\r
+#define PCSR15_D9 _pcsr15.bit._D9\r
+#define PCSR15_D10 _pcsr15.bit._D10\r
+#define PCSR15_D11 _pcsr15.bit._D11\r
+#define PCSR15_D12 _pcsr15.bit._D12\r
+#define PCSR15_D13 _pcsr15.bit._D13\r
+#define PCSR15_D14 _pcsr15.bit._D14\r
+#define PCSR15_D15 _pcsr15.bit._D15\r
+#define PCSR15_D _pcsr15.bitc._D\r
+__IO_EXTENDED PDUT15STR _pdut15;  \r
+#define PDUT15 _pdut15.word\r
+#define PDUT15_D0 _pdut15.bit._D0\r
+#define PDUT15_D1 _pdut15.bit._D1\r
+#define PDUT15_D2 _pdut15.bit._D2\r
+#define PDUT15_D3 _pdut15.bit._D3\r
+#define PDUT15_D4 _pdut15.bit._D4\r
+#define PDUT15_D5 _pdut15.bit._D5\r
+#define PDUT15_D6 _pdut15.bit._D6\r
+#define PDUT15_D7 _pdut15.bit._D7\r
+#define PDUT15_D8 _pdut15.bit._D8\r
+#define PDUT15_D9 _pdut15.bit._D9\r
+#define PDUT15_D10 _pdut15.bit._D10\r
+#define PDUT15_D11 _pdut15.bit._D11\r
+#define PDUT15_D12 _pdut15.bit._D12\r
+#define PDUT15_D13 _pdut15.bit._D13\r
+#define PDUT15_D14 _pdut15.bit._D14\r
+#define PDUT15_D15 _pdut15.bit._D15\r
+#define PDUT15_D _pdut15.bitc._D\r
+__IO_EXTENDED PCN15STR _pcn15;  \r
+#define PCN15 _pcn15.word\r
+#define PCN15_OSEL _pcn15.bit._OSEL\r
+#define PCN15_OE _pcn15.bit._OE\r
+#define PCN15_IRS0 _pcn15.bit._IRS0\r
+#define PCN15_IRS1 _pcn15.bit._IRS1\r
+#define PCN15_IRQF _pcn15.bit._IRQF\r
+#define PCN15_IREN _pcn15.bit._IREN\r
+#define PCN15_EGS0 _pcn15.bit._EGS0\r
+#define PCN15_EGS1 _pcn15.bit._EGS1\r
+#define PCN15_PGMS _pcn15.bit._PGMS\r
+#define PCN15_CKS0 _pcn15.bit._CKS0\r
+#define PCN15_CKS1 _pcn15.bit._CKS1\r
+#define PCN15_RTRG _pcn15.bit._RTRG\r
+#define PCN15_MDSE _pcn15.bit._MDSE\r
+#define PCN15_STGR _pcn15.bit._STGR\r
+#define PCN15_CNTE _pcn15.bit._CNTE\r
+#define PCN15_IRS _pcn15.bitc._IRS\r
+#define PCN15_EGS _pcn15.bitc._EGS\r
+#define PCN15_CKS _pcn15.bitc._CKS\r
+__IO_EXTENDED PCNL15STR _pcnl15;  \r
+#define PCNL15 _pcnl15.byte\r
+#define PCNL15_OSEL _pcnl15.bit._OSEL\r
+#define PCNL15_OE _pcnl15.bit._OE\r
+#define PCNL15_IRS0 _pcnl15.bit._IRS0\r
+#define PCNL15_IRS1 _pcnl15.bit._IRS1\r
+#define PCNL15_IRQF _pcnl15.bit._IRQF\r
+#define PCNL15_IREN _pcnl15.bit._IREN\r
+#define PCNL15_EGS0 _pcnl15.bit._EGS0\r
+#define PCNL15_EGS1 _pcnl15.bit._EGS1\r
+#define PCNL15_IRS _pcnl15.bitc._IRS\r
+#define PCNL15_EGS _pcnl15.bitc._EGS\r
+__IO_EXTENDED PCNH15STR _pcnh15;  \r
+#define PCNH15 _pcnh15.byte\r
+#define PCNH15_PGMS _pcnh15.bit._PGMS\r
+#define PCNH15_CKS0 _pcnh15.bit._CKS0\r
+#define PCNH15_CKS1 _pcnh15.bit._CKS1\r
+#define PCNH15_RTRG _pcnh15.bit._RTRG\r
+#define PCNH15_MDSE _pcnh15.bit._MDSE\r
+#define PCNH15_STGR _pcnh15.bit._STGR\r
+#define PCNH15_CNTE _pcnh15.bit._CNTE\r
+#define PCNH15_CKS _pcnh15.bitc._CKS\r
+__IO_EXTENDED PRRR10STR _prrr10;  \r
+#define PRRR10 _prrr10.byte\r
+#define PRRR10_PPG8_R _prrr10.bit._PPG8_R\r
+#define PRRR10_PPG9_R _prrr10.bit._PPG9_R\r
+#define PRRR10_PPG10_R _prrr10.bit._PPG10_R\r
+#define PRRR10_PPG11_R _prrr10.bit._PPG11_R\r
+#define PRRR10_TTG8_R _prrr10.bit._TTG8_R\r
+#define PRRR10_TTG9_R _prrr10.bit._TTG9_R\r
+#define PRRR10_TTG10_R _prrr10.bit._TTG10_R\r
+#define PRRR10_TTG11_R _prrr10.bit._TTG11_R\r
+__IO_EXTENDED PRRR11STR _prrr11;  \r
+#define PRRR11 _prrr11.byte\r
+#define PRRR11_PPG16_R _prrr11.bit._PPG16_R\r
+#define PRRR11_PPG17_R _prrr11.bit._PPG17_R\r
+#define PRRR11_PPG18_R _prrr11.bit._PPG18_R\r
+#define PRRR11_PPG19_R _prrr11.bit._PPG19_R\r
+#define PRRR11_TTG16_R _prrr11.bit._TTG16_R\r
+#define PRRR11_TTG17_R _prrr11.bit._TTG17_R\r
+#define PRRR11_TTG18_R _prrr11.bit._TTG18_R\r
+#define PRRR11_TTG19_R _prrr11.bit._TTG19_R\r
+__IO_EXTENDED PRRR12STR _prrr12;  \r
+#define PRRR12 _prrr12.byte\r
+#define PRRR12_CS0_R _prrr12.bit._CS0_R\r
+#define PRRR12_CS1_R _prrr12.bit._CS1_R\r
+#define PRRR12_CS2_R _prrr12.bit._CS2_R\r
+#define PRRR12_CS4_R _prrr12.bit._CS4_R\r
+#define PRRR12_CS5_R _prrr12.bit._CS5_R\r
+__IO_EXTENDED PRRR13STR _prrr13;  \r
+#define PRRR13 _prrr13.byte\r
+__IO_EXTENDED EAC0STR _eac0;  \r
+#define EAC0 _eac0.word\r
+#define EAC0_R0 _eac0.bit._R0\r
+#define EAC0_R1 _eac0.bit._R1\r
+#define EAC0_R2 _eac0.bit._R2\r
+#define EAC0_ACE _eac0.bit._ACE\r
+#define EAC0_STS _eac0.bit._STS\r
+#define EAC0_WSF _eac0.bit._WSF\r
+#define EAC0_ES _eac0.bit._ES\r
+#define EAC0_BW _eac0.bit._BW\r
+#define EAC0_CSE _eac0.bit._CSE\r
+#define EAC0_CSL _eac0.bit._CSL\r
+#define EAC0_ATL _eac0.bit._ATL\r
+#define EAC0_R _eac0.bitc._R\r
+__IO_EXTENDED EACL0STR _eacl0;  \r
+#define EACL0 _eacl0.byte\r
+#define EACL0_R0 _eacl0.bit._R0\r
+#define EACL0_R1 _eacl0.bit._R1\r
+#define EACL0_R2 _eacl0.bit._R2\r
+#define EACL0_ACE _eacl0.bit._ACE\r
+#define EACL0_STS _eacl0.bit._STS\r
+#define EACL0_WSF _eacl0.bit._WSF\r
+#define EACL0_ES _eacl0.bit._ES\r
+#define EACL0_BW _eacl0.bit._BW\r
+#define EACL0_R _eacl0.bitc._R\r
+__IO_EXTENDED EACH0STR _each0;  \r
+#define EACH0 _each0.byte\r
+#define EACH0_CSE _each0.bit._CSE\r
+#define EACH0_CSL _each0.bit._CSL\r
+#define EACH0_ATL _each0.bit._ATL\r
+__IO_EXTENDED EAC1STR _eac1;  \r
+#define EAC1 _eac1.word\r
+#define EAC1_R0 _eac1.bit._R0\r
+#define EAC1_R1 _eac1.bit._R1\r
+#define EAC1_R2 _eac1.bit._R2\r
+#define EAC1_ACE _eac1.bit._ACE\r
+#define EAC1_STS _eac1.bit._STS\r
+#define EAC1_WSF _eac1.bit._WSF\r
+#define EAC1_ES _eac1.bit._ES\r
+#define EAC1_BW _eac1.bit._BW\r
+#define EAC1_CSE _eac1.bit._CSE\r
+#define EAC1_CSL _eac1.bit._CSL\r
+#define EAC1_ATL _eac1.bit._ATL\r
+#define EAC1_R _eac1.bitc._R\r
+__IO_EXTENDED EACL1STR _eacl1;  \r
+#define EACL1 _eacl1.byte\r
+#define EACL1_R0 _eacl1.bit._R0\r
+#define EACL1_R1 _eacl1.bit._R1\r
+#define EACL1_R2 _eacl1.bit._R2\r
+#define EACL1_ACE _eacl1.bit._ACE\r
+#define EACL1_STS _eacl1.bit._STS\r
+#define EACL1_WSF _eacl1.bit._WSF\r
+#define EACL1_ES _eacl1.bit._ES\r
+#define EACL1_BW _eacl1.bit._BW\r
+#define EACL1_R _eacl1.bitc._R\r
+__IO_EXTENDED EACH1STR _each1;  \r
+#define EACH1 _each1.byte\r
+#define EACH1_CSE _each1.bit._CSE\r
+#define EACH1_CSL _each1.bit._CSL\r
+#define EACH1_ATL _each1.bit._ATL\r
+__IO_EXTENDED EAC2STR _eac2;  \r
+#define EAC2 _eac2.word\r
+#define EAC2_R0 _eac2.bit._R0\r
+#define EAC2_R1 _eac2.bit._R1\r
+#define EAC2_R2 _eac2.bit._R2\r
+#define EAC2_ACE _eac2.bit._ACE\r
+#define EAC2_STS _eac2.bit._STS\r
+#define EAC2_WSF _eac2.bit._WSF\r
+#define EAC2_ES _eac2.bit._ES\r
+#define EAC2_BW _eac2.bit._BW\r
+#define EAC2_EASZ0 _eac2.bit._EASZ0\r
+#define EAC2_EASZ1 _eac2.bit._EASZ1\r
+#define EAC2_EASZ2 _eac2.bit._EASZ2\r
+#define EAC2_CSE _eac2.bit._CSE\r
+#define EAC2_CSL _eac2.bit._CSL\r
+#define EAC2_ATL _eac2.bit._ATL\r
+#define EAC2_R _eac2.bitc._R\r
+#define EAC2_EASZ _eac2.bitc._EASZ\r
+__IO_EXTENDED EACL2STR _eacl2;  \r
+#define EACL2 _eacl2.byte\r
+#define EACL2_R0 _eacl2.bit._R0\r
+#define EACL2_R1 _eacl2.bit._R1\r
+#define EACL2_R2 _eacl2.bit._R2\r
+#define EACL2_ACE _eacl2.bit._ACE\r
+#define EACL2_STS _eacl2.bit._STS\r
+#define EACL2_WSF _eacl2.bit._WSF\r
+#define EACL2_ES _eacl2.bit._ES\r
+#define EACL2_BW _eacl2.bit._BW\r
+#define EACL2_R _eacl2.bitc._R\r
+__IO_EXTENDED EACH2STR _each2;  \r
+#define EACH2 _each2.byte\r
+#define EACH2_EASZ0 _each2.bit._EASZ0\r
+#define EACH2_EASZ1 _each2.bit._EASZ1\r
+#define EACH2_EASZ2 _each2.bit._EASZ2\r
+#define EACH2_CSE _each2.bit._CSE\r
+#define EACH2_CSL _each2.bit._CSL\r
+#define EACH2_ATL _each2.bit._ATL\r
+#define EACH2_EASZ _each2.bitc._EASZ\r
+__IO_EXTENDED EAC3STR _eac3;  \r
+#define EAC3 _eac3.word\r
+#define EAC3_R0 _eac3.bit._R0\r
+#define EAC3_R1 _eac3.bit._R1\r
+#define EAC3_R2 _eac3.bit._R2\r
+#define EAC3_ACE _eac3.bit._ACE\r
+#define EAC3_STS _eac3.bit._STS\r
+#define EAC3_WSF _eac3.bit._WSF\r
+#define EAC3_ES _eac3.bit._ES\r
+#define EAC3_BW _eac3.bit._BW\r
+#define EAC3_EASZ0 _eac3.bit._EASZ0\r
+#define EAC3_EASZ1 _eac3.bit._EASZ1\r
+#define EAC3_EASZ2 _eac3.bit._EASZ2\r
+#define EAC3_CSE _eac3.bit._CSE\r
+#define EAC3_CSL _eac3.bit._CSL\r
+#define EAC3_ATL _eac3.bit._ATL\r
+#define EAC3_R _eac3.bitc._R\r
+#define EAC3_EASZ _eac3.bitc._EASZ\r
+__IO_EXTENDED EACL3STR _eacl3;  \r
+#define EACL3 _eacl3.byte\r
+#define EACL3_R0 _eacl3.bit._R0\r
+#define EACL3_R1 _eacl3.bit._R1\r
+#define EACL3_R2 _eacl3.bit._R2\r
+#define EACL3_ACE _eacl3.bit._ACE\r
+#define EACL3_STS _eacl3.bit._STS\r
+#define EACL3_WSF _eacl3.bit._WSF\r
+#define EACL3_ES _eacl3.bit._ES\r
+#define EACL3_BW _eacl3.bit._BW\r
+#define EACL3_R _eacl3.bitc._R\r
+__IO_EXTENDED EACH3STR _each3;  \r
+#define EACH3 _each3.byte\r
+#define EACH3_EASZ0 _each3.bit._EASZ0\r
+#define EACH3_EASZ1 _each3.bit._EASZ1\r
+#define EACH3_EASZ2 _each3.bit._EASZ2\r
+#define EACH3_CSE _each3.bit._CSE\r
+#define EACH3_CSL _each3.bit._CSL\r
+#define EACH3_ATL _each3.bit._ATL\r
+#define EACH3_EASZ _each3.bitc._EASZ\r
+__IO_EXTENDED EAC4STR _eac4;  \r
+#define EAC4 _eac4.word\r
+#define EAC4_R0 _eac4.bit._R0\r
+#define EAC4_R1 _eac4.bit._R1\r
+#define EAC4_R2 _eac4.bit._R2\r
+#define EAC4_ACE _eac4.bit._ACE\r
+#define EAC4_STS _eac4.bit._STS\r
+#define EAC4_WSF _eac4.bit._WSF\r
+#define EAC4_ES _eac4.bit._ES\r
+#define EAC4_BW _eac4.bit._BW\r
+#define EAC4_EASZ0 _eac4.bit._EASZ0\r
+#define EAC4_EASZ1 _eac4.bit._EASZ1\r
+#define EAC4_EASZ2 _eac4.bit._EASZ2\r
+#define EAC4_CSE _eac4.bit._CSE\r
+#define EAC4_CSL _eac4.bit._CSL\r
+#define EAC4_ATL _eac4.bit._ATL\r
+#define EAC4_R _eac4.bitc._R\r
+#define EAC4_EASZ _eac4.bitc._EASZ\r
+__IO_EXTENDED EACL4STR _eacl4;  \r
+#define EACL4 _eacl4.byte\r
+#define EACL4_R0 _eacl4.bit._R0\r
+#define EACL4_R1 _eacl4.bit._R1\r
+#define EACL4_R2 _eacl4.bit._R2\r
+#define EACL4_ACE _eacl4.bit._ACE\r
+#define EACL4_STS _eacl4.bit._STS\r
+#define EACL4_WSF _eacl4.bit._WSF\r
+#define EACL4_ES _eacl4.bit._ES\r
+#define EACL4_BW _eacl4.bit._BW\r
+#define EACL4_R _eacl4.bitc._R\r
+__IO_EXTENDED EACH4STR _each4;  \r
+#define EACH4 _each4.byte\r
+#define EACH4_EASZ0 _each4.bit._EASZ0\r
+#define EACH4_EASZ1 _each4.bit._EASZ1\r
+#define EACH4_EASZ2 _each4.bit._EASZ2\r
+#define EACH4_CSE _each4.bit._CSE\r
+#define EACH4_CSL _each4.bit._CSL\r
+#define EACH4_ATL _each4.bit._ATL\r
+#define EACH4_EASZ _each4.bitc._EASZ\r
+__IO_EXTENDED EAC5STR _eac5;  \r
+#define EAC5 _eac5.word\r
+#define EAC5_R0 _eac5.bit._R0\r
+#define EAC5_R1 _eac5.bit._R1\r
+#define EAC5_R2 _eac5.bit._R2\r
+#define EAC5_ACE _eac5.bit._ACE\r
+#define EAC5_STS _eac5.bit._STS\r
+#define EAC5_WSF _eac5.bit._WSF\r
+#define EAC5_ES _eac5.bit._ES\r
+#define EAC5_BW _eac5.bit._BW\r
+#define EAC5_EASZ0 _eac5.bit._EASZ0\r
+#define EAC5_EASZ1 _eac5.bit._EASZ1\r
+#define EAC5_EASZ2 _eac5.bit._EASZ2\r
+#define EAC5_CSE _eac5.bit._CSE\r
+#define EAC5_CSL _eac5.bit._CSL\r
+#define EAC5_ATL _eac5.bit._ATL\r
+#define EAC5_R _eac5.bitc._R\r
+#define EAC5_EASZ _eac5.bitc._EASZ\r
+__IO_EXTENDED EACL5STR _eacl5;  \r
+#define EACL5 _eacl5.byte\r
+#define EACL5_R0 _eacl5.bit._R0\r
+#define EACL5_R1 _eacl5.bit._R1\r
+#define EACL5_R2 _eacl5.bit._R2\r
+#define EACL5_ACE _eacl5.bit._ACE\r
+#define EACL5_STS _eacl5.bit._STS\r
+#define EACL5_WSF _eacl5.bit._WSF\r
+#define EACL5_ES _eacl5.bit._ES\r
+#define EACL5_BW _eacl5.bit._BW\r
+#define EACL5_R _eacl5.bitc._R\r
+__IO_EXTENDED EACH5STR _each5;  \r
+#define EACH5 _each5.byte\r
+#define EACH5_EASZ0 _each5.bit._EASZ0\r
+#define EACH5_EASZ1 _each5.bit._EASZ1\r
+#define EACH5_EASZ2 _each5.bit._EASZ2\r
+#define EACH5_CSE _each5.bit._CSE\r
+#define EACH5_CSL _each5.bit._CSL\r
+#define EACH5_ATL _each5.bit._ATL\r
+#define EACH5_EASZ _each5.bitc._EASZ\r
+__IO_EXTENDED EAS2STR _eas2;  \r
+#define EAS2 _eas2.byte\r
+#define EAS2_A0 _eas2.bit._A0\r
+#define EAS2_A1 _eas2.bit._A1\r
+#define EAS2_A2 _eas2.bit._A2\r
+#define EAS2_A3 _eas2.bit._A3\r
+#define EAS2_A4 _eas2.bit._A4\r
+#define EAS2_A5 _eas2.bit._A5\r
+#define EAS2_A6 _eas2.bit._A6\r
+#define EAS2_A7 _eas2.bit._A7\r
+#define EAS2_A _eas2.bitc._A\r
+__IO_EXTENDED EAS3STR _eas3;  \r
+#define EAS3 _eas3.byte\r
+#define EAS3_A0 _eas3.bit._A0\r
+#define EAS3_A1 _eas3.bit._A1\r
+#define EAS3_A2 _eas3.bit._A2\r
+#define EAS3_A3 _eas3.bit._A3\r
+#define EAS3_A4 _eas3.bit._A4\r
+#define EAS3_A5 _eas3.bit._A5\r
+#define EAS3_A6 _eas3.bit._A6\r
+#define EAS3_A7 _eas3.bit._A7\r
+#define EAS3_A _eas3.bitc._A\r
+__IO_EXTENDED EAS4STR _eas4;  \r
+#define EAS4 _eas4.byte\r
+#define EAS4_A0 _eas4.bit._A0\r
+#define EAS4_A1 _eas4.bit._A1\r
+#define EAS4_A2 _eas4.bit._A2\r
+#define EAS4_A3 _eas4.bit._A3\r
+#define EAS4_A4 _eas4.bit._A4\r
+#define EAS4_A5 _eas4.bit._A5\r
+#define EAS4_A6 _eas4.bit._A6\r
+#define EAS4_A7 _eas4.bit._A7\r
+#define EAS4_A _eas4.bitc._A\r
+__IO_EXTENDED EAS5STR _eas5;  \r
+#define EAS5 _eas5.byte\r
+#define EAS5_A0 _eas5.bit._A0\r
+#define EAS5_A1 _eas5.bit._A1\r
+#define EAS5_A2 _eas5.bit._A2\r
+#define EAS5_A3 _eas5.bit._A3\r
+#define EAS5_A4 _eas5.bit._A4\r
+#define EAS5_A5 _eas5.bit._A5\r
+#define EAS5_A6 _eas5.bit._A6\r
+#define EAS5_A7 _eas5.bit._A7\r
+__IO_EXTENDED EBMSTR _ebm;  \r
+#define EBM _ebm.byte\r
+#define EBM_EAE0 _ebm.bit._EAE0\r
+#define EBM_EAE1 _ebm.bit._EAE1\r
+#define EBM_EAE2 _ebm.bit._EAE2\r
+#define EBM_EAE3 _ebm.bit._EAE3\r
+#define EBM_EAE4 _ebm.bit._EAE4\r
+#define EBM_EAE5 _ebm.bit._EAE5\r
+#define EBM_ERE _ebm.bit._ERE\r
+#define EBM_NMS _ebm.bit._NMS\r
+#define EBM_EAE _ebm.bitc._EAE\r
+__IO_EXTENDED EBCFSTR _ebcf;  \r
+#define EBCF _ebcf.byte\r
+#define EBCF_DIV0 _ebcf.bit._DIV0\r
+#define EBCF_DIV1 _ebcf.bit._DIV1\r
+#define EBCF_DIV2 _ebcf.bit._DIV2\r
+#define EBCF_CSM _ebcf.bit._CSM\r
+#define EBCF_CKI _ebcf.bit._CKI\r
+#define EBCF_CKE _ebcf.bit._CKE\r
+#define EBCF_RYE _ebcf.bit._RYE\r
+#define EBCF_HDE _ebcf.bit._HDE\r
+#define EBCF_DIV _ebcf.bitc._DIV\r
+__IO_EXTENDED EBAE0STR _ebae0;  \r
+#define EBAE0 _ebae0.byte\r
+#define EBAE0_A00 _ebae0.bit._A00\r
+#define EBAE0_A01 _ebae0.bit._A01\r
+#define EBAE0_A02 _ebae0.bit._A02\r
+#define EBAE0_A03 _ebae0.bit._A03\r
+#define EBAE0_A04 _ebae0.bit._A04\r
+#define EBAE0_A05 _ebae0.bit._A05\r
+#define EBAE0_A06 _ebae0.bit._A06\r
+#define EBAE0_A07 _ebae0.bit._A07\r
+__IO_EXTENDED EBAE1STR _ebae1;  \r
+#define EBAE1 _ebae1.byte\r
+#define EBAE1_A08 _ebae1.bit._A08\r
+#define EBAE1_A09 _ebae1.bit._A09\r
+#define EBAE1_A10 _ebae1.bit._A10\r
+#define EBAE1_A11 _ebae1.bit._A11\r
+#define EBAE1_A12 _ebae1.bit._A12\r
+#define EBAE1_A13 _ebae1.bit._A13\r
+#define EBAE1_A14 _ebae1.bit._A14\r
+#define EBAE1_A15 _ebae1.bit._A15\r
+__IO_EXTENDED EBAE2STR _ebae2;  \r
+#define EBAE2 _ebae2.byte\r
+#define EBAE2_A16 _ebae2.bit._A16\r
+#define EBAE2_A17 _ebae2.bit._A17\r
+#define EBAE2_A18 _ebae2.bit._A18\r
+#define EBAE2_A19 _ebae2.bit._A19\r
+#define EBAE2_A20 _ebae2.bit._A20\r
+#define EBAE2_A21 _ebae2.bit._A21\r
+#define EBAE2_A22 _ebae2.bit._A22\r
+#define EBAE2_A23 _ebae2.bit._A23\r
+__IO_EXTENDED EBCSSTR _ebcs;  \r
+#define EBCS _ebcs.byte\r
+#define EBCS_LBE _ebcs.bit._LBE\r
+#define EBCS_UBE _ebcs.bit._UBE\r
+#define EBCS_WRLE _ebcs.bit._WRLE\r
+#define EBCS_WRHE _ebcs.bit._WRHE\r
+#define EBCS_RDE _ebcs.bit._RDE\r
+#define EBCS_ASE _ebcs.bit._ASE\r
+#define EBCS_ASL _ebcs.bit._ASL\r
+__IO_EXTENDED CTRLR0STR _ctrlr0;  \r
+#define CTRLR0 _ctrlr0.word\r
+#define CTRLR0_INIT _ctrlr0.bit._INIT\r
+#define CTRLR0_IE _ctrlr0.bit._IE\r
+#define CTRLR0_SIE _ctrlr0.bit._SIE\r
+#define CTRLR0_EIE _ctrlr0.bit._EIE\r
+#define CTRLR0_DAR _ctrlr0.bit._DAR\r
+#define CTRLR0_CCE _ctrlr0.bit._CCE\r
+#define CTRLR0_TEST _ctrlr0.bit._TEST\r
+__IO_EXTENDED CTRLRL0STR _ctrlrl0;  \r
+#define CTRLRL0 _ctrlrl0.byte\r
+#define CTRLRL0_INIT _ctrlrl0.bit._INIT\r
+#define CTRLRL0_IE _ctrlrl0.bit._IE\r
+#define CTRLRL0_SIE _ctrlrl0.bit._SIE\r
+#define CTRLRL0_EIE _ctrlrl0.bit._EIE\r
+#define CTRLRL0_DAR _ctrlrl0.bit._DAR\r
+#define CTRLRL0_CCE _ctrlrl0.bit._CCE\r
+#define CTRLRL0_TEST _ctrlrl0.bit._TEST\r
+__IO_EXTENDED CTRLRH0STR _ctrlrh0;  \r
+#define CTRLRH0 _ctrlrh0.byte\r
+__IO_EXTENDED STATR0STR _statr0;  \r
+#define STATR0 _statr0.word\r
+#define STATR0_LEC0 _statr0.bit._LEC0\r
+#define STATR0_LEC1 _statr0.bit._LEC1\r
+#define STATR0_LEC2 _statr0.bit._LEC2\r
+#define STATR0_TXOK _statr0.bit._TXOK\r
+#define STATR0_RXOK _statr0.bit._RXOK\r
+#define STATR0_EPASS _statr0.bit._EPASS\r
+#define STATR0_EWARN _statr0.bit._EWARN\r
+#define STATR0_BOFF _statr0.bit._BOFF\r
+#define STATR0_LEC _statr0.bitc._LEC\r
+__IO_EXTENDED STATRL0STR _statrl0;  \r
+#define STATRL0 _statrl0.byte\r
+#define STATRL0_LEC0 _statrl0.bit._LEC0\r
+#define STATRL0_LEC1 _statrl0.bit._LEC1\r
+#define STATRL0_LEC2 _statrl0.bit._LEC2\r
+#define STATRL0_TXOK _statrl0.bit._TXOK\r
+#define STATRL0_RXOK _statrl0.bit._RXOK\r
+#define STATRL0_EPASS _statrl0.bit._EPASS\r
+#define STATRL0_EWARN _statrl0.bit._EWARN\r
+#define STATRL0_BOFF _statrl0.bit._BOFF\r
+#define STATRL0_LEC _statrl0.bitc._LEC\r
+__IO_EXTENDED STATRH0STR _statrh0;  \r
+#define STATRH0 _statrh0.byte\r
+__IO_EXTENDED ERRCNT0STR _errcnt0;  \r
+#define ERRCNT0 _errcnt0.word\r
+#define ERRCNT0_TEC0 _errcnt0.bit._TEC0\r
+#define ERRCNT0_TEC1 _errcnt0.bit._TEC1\r
+#define ERRCNT0_TEC2 _errcnt0.bit._TEC2\r
+#define ERRCNT0_TEC3 _errcnt0.bit._TEC3\r
+#define ERRCNT0_TEC4 _errcnt0.bit._TEC4\r
+#define ERRCNT0_TEC5 _errcnt0.bit._TEC5\r
+#define ERRCNT0_TEC6 _errcnt0.bit._TEC6\r
+#define ERRCNT0_TEC7 _errcnt0.bit._TEC7\r
+#define ERRCNT0_REC0 _errcnt0.bit._REC0\r
+#define ERRCNT0_REC1 _errcnt0.bit._REC1\r
+#define ERRCNT0_REC2 _errcnt0.bit._REC2\r
+#define ERRCNT0_REC3 _errcnt0.bit._REC3\r
+#define ERRCNT0_REC4 _errcnt0.bit._REC4\r
+#define ERRCNT0_REC5 _errcnt0.bit._REC5\r
+#define ERRCNT0_REC6 _errcnt0.bit._REC6\r
+#define ERRCNT0_RP _errcnt0.bit._RP\r
+#define ERRCNT0_TEC _errcnt0.bitc._TEC\r
+#define ERRCNT0_REC _errcnt0.bitc._REC\r
+__IO_EXTENDED ERRCNTL0STR _errcntl0;  \r
+#define ERRCNTL0 _errcntl0.byte\r
+#define ERRCNTL0_TEC0 _errcntl0.bit._TEC0\r
+#define ERRCNTL0_TEC1 _errcntl0.bit._TEC1\r
+#define ERRCNTL0_TEC2 _errcntl0.bit._TEC2\r
+#define ERRCNTL0_TEC3 _errcntl0.bit._TEC3\r
+#define ERRCNTL0_TEC4 _errcntl0.bit._TEC4\r
+#define ERRCNTL0_TEC5 _errcntl0.bit._TEC5\r
+#define ERRCNTL0_TEC6 _errcntl0.bit._TEC6\r
+#define ERRCNTL0_TEC7 _errcntl0.bit._TEC7\r
+#define ERRCNTL0_TEC _errcntl0.bitc._TEC\r
+__IO_EXTENDED ERRCNTH0STR _errcnth0;  \r
+#define ERRCNTH0 _errcnth0.byte\r
+#define ERRCNTH0_REC0 _errcnth0.bit._REC0\r
+#define ERRCNTH0_REC1 _errcnth0.bit._REC1\r
+#define ERRCNTH0_REC2 _errcnth0.bit._REC2\r
+#define ERRCNTH0_REC3 _errcnth0.bit._REC3\r
+#define ERRCNTH0_REC4 _errcnth0.bit._REC4\r
+#define ERRCNTH0_REC5 _errcnth0.bit._REC5\r
+#define ERRCNTH0_REC6 _errcnth0.bit._REC6\r
+#define ERRCNTH0_RP _errcnth0.bit._RP\r
+#define ERRCNTH0_REC _errcnth0.bitc._REC\r
+__IO_EXTENDED BTR0STR _btr0;  \r
+#define BTR0 _btr0.word\r
+#define BTR0_BRP0 _btr0.bit._BRP0\r
+#define BTR0_BRP1 _btr0.bit._BRP1\r
+#define BTR0_BRP2 _btr0.bit._BRP2\r
+#define BTR0_BRP3 _btr0.bit._BRP3\r
+#define BTR0_BRP4 _btr0.bit._BRP4\r
+#define BTR0_BRP5 _btr0.bit._BRP5\r
+#define BTR0_SJW0 _btr0.bit._SJW0\r
+#define BTR0_SJW1 _btr0.bit._SJW1\r
+#define BTR0_TSEG10 _btr0.bit._TSEG10\r
+#define BTR0_TSEG11 _btr0.bit._TSEG11\r
+#define BTR0_TSEG12 _btr0.bit._TSEG12\r
+#define BTR0_TSEG13 _btr0.bit._TSEG13\r
+#define BTR0_TSEG20 _btr0.bit._TSEG20\r
+#define BTR0_TSEG21 _btr0.bit._TSEG21\r
+#define BTR0_TSEG22 _btr0.bit._TSEG22\r
+#define BTR0_BRP _btr0.bitc._BRP\r
+#define BTR0_SJW _btr0.bitc._SJW\r
+#define BTR0_TSEG1 _btr0.bitc._TSEG1\r
+#define BTR0_TSEG2 _btr0.bitc._TSEG2\r
+__IO_EXTENDED BTRL0STR _btrl0;  \r
+#define BTRL0 _btrl0.byte\r
+#define BTRL0_BRP0 _btrl0.bit._BRP0\r
+#define BTRL0_BRP1 _btrl0.bit._BRP1\r
+#define BTRL0_BRP2 _btrl0.bit._BRP2\r
+#define BTRL0_BRP3 _btrl0.bit._BRP3\r
+#define BTRL0_BRP4 _btrl0.bit._BRP4\r
+#define BTRL0_BRP5 _btrl0.bit._BRP5\r
+#define BTRL0_SJW0 _btrl0.bit._SJW0\r
+#define BTRL0_SJW1 _btrl0.bit._SJW1\r
+#define BTRL0_BRP _btrl0.bitc._BRP\r
+#define BTRL0_SJW _btrl0.bitc._SJW\r
+__IO_EXTENDED BTRH0STR _btrh0;  \r
+#define BTRH0 _btrh0.byte\r
+#define BTRH0_TSEG10 _btrh0.bit._TSEG10\r
+#define BTRH0_TSEG11 _btrh0.bit._TSEG11\r
+#define BTRH0_TSEG12 _btrh0.bit._TSEG12\r
+#define BTRH0_TSEG13 _btrh0.bit._TSEG13\r
+#define BTRH0_TSEG20 _btrh0.bit._TSEG20\r
+#define BTRH0_TSEG21 _btrh0.bit._TSEG21\r
+#define BTRH0_TSEG22 _btrh0.bit._TSEG22\r
+#define BTRH0_TSEG1 _btrh0.bitc._TSEG1\r
+#define BTRH0_TSEG2 _btrh0.bitc._TSEG2\r
+__IO_EXTENDED INTR0STR _intr0;  \r
+#define INTR0 _intr0.word\r
+#define INTR0_INTID0 _intr0.bit._INTID0\r
+#define INTR0_INTID1 _intr0.bit._INTID1\r
+#define INTR0_INTID2 _intr0.bit._INTID2\r
+#define INTR0_INTID3 _intr0.bit._INTID3\r
+#define INTR0_INTID4 _intr0.bit._INTID4\r
+#define INTR0_INTID5 _intr0.bit._INTID5\r
+#define INTR0_INTID6 _intr0.bit._INTID6\r
+#define INTR0_INTID7 _intr0.bit._INTID7\r
+#define INTR0_INTID8 _intr0.bit._INTID8\r
+#define INTR0_INTID9 _intr0.bit._INTID9\r
+#define INTR0_INTID10 _intr0.bit._INTID10\r
+#define INTR0_INTID11 _intr0.bit._INTID11\r
+#define INTR0_INTID12 _intr0.bit._INTID12\r
+#define INTR0_INTID13 _intr0.bit._INTID13\r
+#define INTR0_INTID14 _intr0.bit._INTID14\r
+#define INTR0_INTID15 _intr0.bit._INTID15\r
+#define INTR0_INTID _intr0.bitc._INTID\r
+__IO_EXTENDED INTRL0STR _intrl0;  \r
+#define INTRL0 _intrl0.byte\r
+#define INTRL0_INTID0 _intrl0.bit._INTID0\r
+#define INTRL0_INTID1 _intrl0.bit._INTID1\r
+#define INTRL0_INTID2 _intrl0.bit._INTID2\r
+#define INTRL0_INTID3 _intrl0.bit._INTID3\r
+#define INTRL0_INTID4 _intrl0.bit._INTID4\r
+#define INTRL0_INTID5 _intrl0.bit._INTID5\r
+#define INTRL0_INTID6 _intrl0.bit._INTID6\r
+#define INTRL0_INTID7 _intrl0.bit._INTID7\r
+__IO_EXTENDED INTRH0STR _intrh0;  \r
+#define INTRH0 _intrh0.byte\r
+#define INTRH0_INTID8 _intrh0.bit._INTID8\r
+#define INTRH0_INTID9 _intrh0.bit._INTID9\r
+#define INTRH0_INTID10 _intrh0.bit._INTID10\r
+#define INTRH0_INTID11 _intrh0.bit._INTID11\r
+#define INTRH0_INTID12 _intrh0.bit._INTID12\r
+#define INTRH0_INTID13 _intrh0.bit._INTID13\r
+#define INTRH0_INTID14 _intrh0.bit._INTID14\r
+#define INTRH0_INTID15 _intrh0.bit._INTID15\r
+__IO_EXTENDED TESTR0STR _testr0;  \r
+#define TESTR0 _testr0.word\r
+#define TESTR0_BASIC _testr0.bit._BASIC\r
+#define TESTR0_SILENT _testr0.bit._SILENT\r
+#define TESTR0_LBACK _testr0.bit._LBACK\r
+#define TESTR0_TX0 _testr0.bit._TX0\r
+#define TESTR0_TX1 _testr0.bit._TX1\r
+#define TESTR0_RX _testr0.bit._RX\r
+__IO_EXTENDED TESTRL0STR _testrl0;  \r
+#define TESTRL0 _testrl0.byte\r
+#define TESTRL0_BASIC _testrl0.bit._BASIC\r
+#define TESTRL0_SILENT _testrl0.bit._SILENT\r
+#define TESTRL0_LBACK _testrl0.bit._LBACK\r
+#define TESTRL0_TX0 _testrl0.bit._TX0\r
+#define TESTRL0_TX1 _testrl0.bit._TX1\r
+#define TESTRL0_RX _testrl0.bit._RX\r
+__IO_EXTENDED TESTRH0STR _testrh0;  \r
+#define TESTRH0 _testrh0.byte\r
+__IO_EXTENDED BRPER0STR _brper0;  \r
+#define BRPER0 _brper0.word\r
+#define BRPER0_BRPE0 _brper0.bit._BRPE0\r
+#define BRPER0_BRPE1 _brper0.bit._BRPE1\r
+#define BRPER0_BRPE2 _brper0.bit._BRPE2\r
+#define BRPER0_BRPE3 _brper0.bit._BRPE3\r
+#define BRPER0_BRPE _brper0.bitc._BRPE\r
+__IO_EXTENDED BRPERL0STR _brperl0;  \r
+#define BRPERL0 _brperl0.byte\r
+#define BRPERL0_BRPE0 _brperl0.bit._BRPE0\r
+#define BRPERL0_BRPE1 _brperl0.bit._BRPE1\r
+#define BRPERL0_BRPE2 _brperl0.bit._BRPE2\r
+#define BRPERL0_BRPE3 _brperl0.bit._BRPE3\r
+#define BRPERL0_BRPE _brperl0.bitc._BRPE\r
+__IO_EXTENDED BRPERH0STR _brperh0;  \r
+#define BRPERH0 _brperh0.byte\r
+__IO_EXTENDED IF1CREQ0STR _if1creq0;  \r
+#define IF1CREQ0 _if1creq0.word\r
+#define IF1CREQ0_MSGN0 _if1creq0.bit._MSGN0\r
+#define IF1CREQ0_MSGN1 _if1creq0.bit._MSGN1\r
+#define IF1CREQ0_MSGN2 _if1creq0.bit._MSGN2\r
+#define IF1CREQ0_MSGN3 _if1creq0.bit._MSGN3\r
+#define IF1CREQ0_MSGN4 _if1creq0.bit._MSGN4\r
+#define IF1CREQ0_MSGN5 _if1creq0.bit._MSGN5\r
+#define IF1CREQ0_MSGN6 _if1creq0.bit._MSGN6\r
+#define IF1CREQ0_MSGN7 _if1creq0.bit._MSGN7\r
+#define IF1CREQ0_BUSY _if1creq0.bit._BUSY\r
+__IO_EXTENDED IF1CREQL0STR _if1creql0;  \r
+#define IF1CREQL0 _if1creql0.byte\r
+#define IF1CREQL0_MSGN0 _if1creql0.bit._MSGN0\r
+#define IF1CREQL0_MSGN1 _if1creql0.bit._MSGN1\r
+#define IF1CREQL0_MSGN2 _if1creql0.bit._MSGN2\r
+#define IF1CREQL0_MSGN3 _if1creql0.bit._MSGN3\r
+#define IF1CREQL0_MSGN4 _if1creql0.bit._MSGN4\r
+#define IF1CREQL0_MSGN5 _if1creql0.bit._MSGN5\r
+#define IF1CREQL0_MSGN6 _if1creql0.bit._MSGN6\r
+#define IF1CREQL0_MSGN7 _if1creql0.bit._MSGN7\r
+__IO_EXTENDED IF1CREQH0STR _if1creqh0;  \r
+#define IF1CREQH0 _if1creqh0.byte\r
+#define IF1CREQH0_BUSY _if1creqh0.bit._BUSY\r
+__IO_EXTENDED IF1CMSK0STR _if1cmsk0;  \r
+#define IF1CMSK0 _if1cmsk0.word\r
+#define IF1CMSK0_DATAB _if1cmsk0.bit._DATAB\r
+#define IF1CMSK0_DATAA _if1cmsk0.bit._DATAA\r
+#define IF1CMSK0_TXREQ _if1cmsk0.bit._TXREQ\r
+#define IF1CMSK0_CIP _if1cmsk0.bit._CIP\r
+#define IF1CMSK0_CONTROL _if1cmsk0.bit._CONTROL\r
+#define IF1CMSK0_ARB _if1cmsk0.bit._ARB\r
+#define IF1CMSK0_MASK _if1cmsk0.bit._MASK\r
+#define IF1CMSK0_WRRD _if1cmsk0.bit._WRRD\r
+__IO_EXTENDED IF1CMSKL0STR _if1cmskl0;  \r
+#define IF1CMSKL0 _if1cmskl0.byte\r
+#define IF1CMSKL0_DATAB _if1cmskl0.bit._DATAB\r
+#define IF1CMSKL0_DATAA _if1cmskl0.bit._DATAA\r
+#define IF1CMSKL0_TXREQ _if1cmskl0.bit._TXREQ\r
+#define IF1CMSKL0_CIP _if1cmskl0.bit._CIP\r
+#define IF1CMSKL0_CONTROL _if1cmskl0.bit._CONTROL\r
+#define IF1CMSKL0_ARB _if1cmskl0.bit._ARB\r
+#define IF1CMSKL0_MASK _if1cmskl0.bit._MASK\r
+#define IF1CMSKL0_WRRD _if1cmskl0.bit._WRRD\r
+__IO_EXTENDED IF1CMSKH0STR _if1cmskh0;  \r
+#define IF1CMSKH0 _if1cmskh0.byte\r
+__IO_EXTENDED IF1MSK0STR _if1msk0;  \r
+#define IF1MSK0 _if1msk0.lword\r
+#define IF1MSK0_MSK0 _if1msk0.bit._MSK0\r
+#define IF1MSK0_MSK1 _if1msk0.bit._MSK1\r
+#define IF1MSK0_MSK2 _if1msk0.bit._MSK2\r
+#define IF1MSK0_MSK3 _if1msk0.bit._MSK3\r
+#define IF1MSK0_MSK4 _if1msk0.bit._MSK4\r
+#define IF1MSK0_MSK5 _if1msk0.bit._MSK5\r
+#define IF1MSK0_MSK6 _if1msk0.bit._MSK6\r
+#define IF1MSK0_MSK7 _if1msk0.bit._MSK7\r
+#define IF1MSK0_MSK8 _if1msk0.bit._MSK8\r
+#define IF1MSK0_MSK9 _if1msk0.bit._MSK9\r
+#define IF1MSK0_MSK10 _if1msk0.bit._MSK10\r
+#define IF1MSK0_MSK11 _if1msk0.bit._MSK11\r
+#define IF1MSK0_MSK12 _if1msk0.bit._MSK12\r
+#define IF1MSK0_MSK13 _if1msk0.bit._MSK13\r
+#define IF1MSK0_MSK14 _if1msk0.bit._MSK14\r
+#define IF1MSK0_MSK15 _if1msk0.bit._MSK15\r
+#define IF1MSK0_MSK16 _if1msk0.bit._MSK16\r
+#define IF1MSK0_MSK17 _if1msk0.bit._MSK17\r
+#define IF1MSK0_MSK18 _if1msk0.bit._MSK18\r
+#define IF1MSK0_MSK19 _if1msk0.bit._MSK19\r
+#define IF1MSK0_MSK20 _if1msk0.bit._MSK20\r
+#define IF1MSK0_MSK21 _if1msk0.bit._MSK21\r
+#define IF1MSK0_MSK22 _if1msk0.bit._MSK22\r
+#define IF1MSK0_MSK23 _if1msk0.bit._MSK23\r
+#define IF1MSK0_MSK24 _if1msk0.bit._MSK24\r
+#define IF1MSK0_MSK25 _if1msk0.bit._MSK25\r
+#define IF1MSK0_MSK26 _if1msk0.bit._MSK26\r
+#define IF1MSK0_MSK27 _if1msk0.bit._MSK27\r
+#define IF1MSK0_MSK28 _if1msk0.bit._MSK28\r
+#define IF1MSK0_MDIR _if1msk0.bit._MDIR\r
+#define IF1MSK0_MXTD _if1msk0.bit._MXTD\r
+#define IF1MSK0_MSK _if1msk0.bitc._MSK\r
+__IO_EXTENDED IF1MSK10STR _if1msk10;  \r
+#define IF1MSK10 _if1msk10.word\r
+#define IF1MSK10_MSK0 _if1msk10.bit._MSK0\r
+#define IF1MSK10_MSK1 _if1msk10.bit._MSK1\r
+#define IF1MSK10_MSK2 _if1msk10.bit._MSK2\r
+#define IF1MSK10_MSK3 _if1msk10.bit._MSK3\r
+#define IF1MSK10_MSK4 _if1msk10.bit._MSK4\r
+#define IF1MSK10_MSK5 _if1msk10.bit._MSK5\r
+#define IF1MSK10_MSK6 _if1msk10.bit._MSK6\r
+#define IF1MSK10_MSK7 _if1msk10.bit._MSK7\r
+#define IF1MSK10_MSK8 _if1msk10.bit._MSK8\r
+#define IF1MSK10_MSK9 _if1msk10.bit._MSK9\r
+#define IF1MSK10_MSK10 _if1msk10.bit._MSK10\r
+#define IF1MSK10_MSK11 _if1msk10.bit._MSK11\r
+#define IF1MSK10_MSK12 _if1msk10.bit._MSK12\r
+#define IF1MSK10_MSK13 _if1msk10.bit._MSK13\r
+#define IF1MSK10_MSK14 _if1msk10.bit._MSK14\r
+#define IF1MSK10_MSK15 _if1msk10.bit._MSK15\r
+__IO_EXTENDED IF1MSK1L0STR _if1msk1l0;  \r
+#define IF1MSK1L0 _if1msk1l0.byte\r
+#define IF1MSK1L0_MSK0 _if1msk1l0.bit._MSK0\r
+#define IF1MSK1L0_MSK1 _if1msk1l0.bit._MSK1\r
+#define IF1MSK1L0_MSK2 _if1msk1l0.bit._MSK2\r
+#define IF1MSK1L0_MSK3 _if1msk1l0.bit._MSK3\r
+#define IF1MSK1L0_MSK4 _if1msk1l0.bit._MSK4\r
+#define IF1MSK1L0_MSK5 _if1msk1l0.bit._MSK5\r
+#define IF1MSK1L0_MSK6 _if1msk1l0.bit._MSK6\r
+#define IF1MSK1L0_MSK7 _if1msk1l0.bit._MSK7\r
+__IO_EXTENDED IF1MSK1H0STR _if1msk1h0;  \r
+#define IF1MSK1H0 _if1msk1h0.byte\r
+#define IF1MSK1H0_MSK8 _if1msk1h0.bit._MSK8\r
+#define IF1MSK1H0_MSK9 _if1msk1h0.bit._MSK9\r
+#define IF1MSK1H0_MSK10 _if1msk1h0.bit._MSK10\r
+#define IF1MSK1H0_MSK11 _if1msk1h0.bit._MSK11\r
+#define IF1MSK1H0_MSK12 _if1msk1h0.bit._MSK12\r
+#define IF1MSK1H0_MSK13 _if1msk1h0.bit._MSK13\r
+#define IF1MSK1H0_MSK14 _if1msk1h0.bit._MSK14\r
+#define IF1MSK1H0_MSK15 _if1msk1h0.bit._MSK15\r
+__IO_EXTENDED IF1MSK20STR _if1msk20;  \r
+#define IF1MSK20 _if1msk20.word\r
+#define IF1MSK20_MSK16 _if1msk20.bit._MSK16\r
+#define IF1MSK20_MSK17 _if1msk20.bit._MSK17\r
+#define IF1MSK20_MSK18 _if1msk20.bit._MSK18\r
+#define IF1MSK20_MSK19 _if1msk20.bit._MSK19\r
+#define IF1MSK20_MSK20 _if1msk20.bit._MSK20\r
+#define IF1MSK20_MSK21 _if1msk20.bit._MSK21\r
+#define IF1MSK20_MSK22 _if1msk20.bit._MSK22\r
+#define IF1MSK20_MSK23 _if1msk20.bit._MSK23\r
+#define IF1MSK20_MSK24 _if1msk20.bit._MSK24\r
+#define IF1MSK20_MSK25 _if1msk20.bit._MSK25\r
+#define IF1MSK20_MSK26 _if1msk20.bit._MSK26\r
+#define IF1MSK20_MSK27 _if1msk20.bit._MSK27\r
+#define IF1MSK20_MSK28 _if1msk20.bit._MSK28\r
+#define IF1MSK20_MDIR _if1msk20.bit._MDIR\r
+#define IF1MSK20_MXTD _if1msk20.bit._MXTD\r
+__IO_EXTENDED IF1MSK2L0STR _if1msk2l0;  \r
+#define IF1MSK2L0 _if1msk2l0.byte\r
+#define IF1MSK2L0_MSK16 _if1msk2l0.bit._MSK16\r
+#define IF1MSK2L0_MSK17 _if1msk2l0.bit._MSK17\r
+#define IF1MSK2L0_MSK18 _if1msk2l0.bit._MSK18\r
+#define IF1MSK2L0_MSK19 _if1msk2l0.bit._MSK19\r
+#define IF1MSK2L0_MSK20 _if1msk2l0.bit._MSK20\r
+#define IF1MSK2L0_MSK21 _if1msk2l0.bit._MSK21\r
+#define IF1MSK2L0_MSK22 _if1msk2l0.bit._MSK22\r
+#define IF1MSK2L0_MSK23 _if1msk2l0.bit._MSK23\r
+__IO_EXTENDED IF1MSK2H0STR _if1msk2h0;  \r
+#define IF1MSK2H0 _if1msk2h0.byte\r
+#define IF1MSK2H0_MSK24 _if1msk2h0.bit._MSK24\r
+#define IF1MSK2H0_MSK25 _if1msk2h0.bit._MSK25\r
+#define IF1MSK2H0_MSK26 _if1msk2h0.bit._MSK26\r
+#define IF1MSK2H0_MSK27 _if1msk2h0.bit._MSK27\r
+#define IF1MSK2H0_MSK28 _if1msk2h0.bit._MSK28\r
+#define IF1MSK2H0_MDIR _if1msk2h0.bit._MDIR\r
+#define IF1MSK2H0_MXTD _if1msk2h0.bit._MXTD\r
+__IO_EXTENDED IF1ARB0STR _if1arb0;  \r
+#define IF1ARB0 _if1arb0.lword\r
+#define IF1ARB0_ID0 _if1arb0.bit._ID0\r
+#define IF1ARB0_ID1 _if1arb0.bit._ID1\r
+#define IF1ARB0_ID2 _if1arb0.bit._ID2\r
+#define IF1ARB0_ID3 _if1arb0.bit._ID3\r
+#define IF1ARB0_ID4 _if1arb0.bit._ID4\r
+#define IF1ARB0_ID5 _if1arb0.bit._ID5\r
+#define IF1ARB0_ID6 _if1arb0.bit._ID6\r
+#define IF1ARB0_ID7 _if1arb0.bit._ID7\r
+#define IF1ARB0_ID8 _if1arb0.bit._ID8\r
+#define IF1ARB0_ID9 _if1arb0.bit._ID9\r
+#define IF1ARB0_ID10 _if1arb0.bit._ID10\r
+#define IF1ARB0_ID11 _if1arb0.bit._ID11\r
+#define IF1ARB0_ID12 _if1arb0.bit._ID12\r
+#define IF1ARB0_ID13 _if1arb0.bit._ID13\r
+#define IF1ARB0_ID14 _if1arb0.bit._ID14\r
+#define IF1ARB0_ID15 _if1arb0.bit._ID15\r
+#define IF1ARB0_ID16 _if1arb0.bit._ID16\r
+#define IF1ARB0_ID17 _if1arb0.bit._ID17\r
+#define IF1ARB0_ID18 _if1arb0.bit._ID18\r
+#define IF1ARB0_ID19 _if1arb0.bit._ID19\r
+#define IF1ARB0_ID20 _if1arb0.bit._ID20\r
+#define IF1ARB0_ID21 _if1arb0.bit._ID21\r
+#define IF1ARB0_ID22 _if1arb0.bit._ID22\r
+#define IF1ARB0_ID23 _if1arb0.bit._ID23\r
+#define IF1ARB0_ID24 _if1arb0.bit._ID24\r
+#define IF1ARB0_ID25 _if1arb0.bit._ID25\r
+#define IF1ARB0_ID26 _if1arb0.bit._ID26\r
+#define IF1ARB0_ID27 _if1arb0.bit._ID27\r
+#define IF1ARB0_ID28 _if1arb0.bit._ID28\r
+#define IF1ARB0_DIR _if1arb0.bit._DIR\r
+#define IF1ARB0_XTD _if1arb0.bit._XTD\r
+#define IF1ARB0_MSGVAL _if1arb0.bit._MSGVAL\r
+#define IF1ARB0_ID _if1arb0.bitc._ID\r
+__IO_EXTENDED IF1ARB10STR _if1arb10;  \r
+#define IF1ARB10 _if1arb10.word\r
+#define IF1ARB10_ID0 _if1arb10.bit._ID0\r
+#define IF1ARB10_ID1 _if1arb10.bit._ID1\r
+#define IF1ARB10_ID2 _if1arb10.bit._ID2\r
+#define IF1ARB10_ID3 _if1arb10.bit._ID3\r
+#define IF1ARB10_ID4 _if1arb10.bit._ID4\r
+#define IF1ARB10_ID5 _if1arb10.bit._ID5\r
+#define IF1ARB10_ID6 _if1arb10.bit._ID6\r
+#define IF1ARB10_ID7 _if1arb10.bit._ID7\r
+#define IF1ARB10_ID8 _if1arb10.bit._ID8\r
+#define IF1ARB10_ID9 _if1arb10.bit._ID9\r
+#define IF1ARB10_ID10 _if1arb10.bit._ID10\r
+#define IF1ARB10_ID11 _if1arb10.bit._ID11\r
+#define IF1ARB10_ID12 _if1arb10.bit._ID12\r
+#define IF1ARB10_ID13 _if1arb10.bit._ID13\r
+#define IF1ARB10_ID14 _if1arb10.bit._ID14\r
+#define IF1ARB10_ID15 _if1arb10.bit._ID15\r
+__IO_EXTENDED IF1ARB1L0STR _if1arb1l0;  \r
+#define IF1ARB1L0 _if1arb1l0.byte\r
+#define IF1ARB1L0_ID0 _if1arb1l0.bit._ID0\r
+#define IF1ARB1L0_ID1 _if1arb1l0.bit._ID1\r
+#define IF1ARB1L0_ID2 _if1arb1l0.bit._ID2\r
+#define IF1ARB1L0_ID3 _if1arb1l0.bit._ID3\r
+#define IF1ARB1L0_ID4 _if1arb1l0.bit._ID4\r
+#define IF1ARB1L0_ID5 _if1arb1l0.bit._ID5\r
+#define IF1ARB1L0_ID6 _if1arb1l0.bit._ID6\r
+#define IF1ARB1L0_ID7 _if1arb1l0.bit._ID7\r
+__IO_EXTENDED IF1ARB1H0STR _if1arb1h0;  \r
+#define IF1ARB1H0 _if1arb1h0.byte\r
+#define IF1ARB1H0_ID8 _if1arb1h0.bit._ID8\r
+#define IF1ARB1H0_ID9 _if1arb1h0.bit._ID9\r
+#define IF1ARB1H0_ID10 _if1arb1h0.bit._ID10\r
+#define IF1ARB1H0_ID11 _if1arb1h0.bit._ID11\r
+#define IF1ARB1H0_ID12 _if1arb1h0.bit._ID12\r
+#define IF1ARB1H0_ID13 _if1arb1h0.bit._ID13\r
+#define IF1ARB1H0_ID14 _if1arb1h0.bit._ID14\r
+#define IF1ARB1H0_ID15 _if1arb1h0.bit._ID15\r
+__IO_EXTENDED IF1ARB20STR _if1arb20;  \r
+#define IF1ARB20 _if1arb20.word\r
+#define IF1ARB20_ID16 _if1arb20.bit._ID16\r
+#define IF1ARB20_ID17 _if1arb20.bit._ID17\r
+#define IF1ARB20_ID18 _if1arb20.bit._ID18\r
+#define IF1ARB20_ID19 _if1arb20.bit._ID19\r
+#define IF1ARB20_ID20 _if1arb20.bit._ID20\r
+#define IF1ARB20_ID21 _if1arb20.bit._ID21\r
+#define IF1ARB20_ID22 _if1arb20.bit._ID22\r
+#define IF1ARB20_ID23 _if1arb20.bit._ID23\r
+#define IF1ARB20_ID24 _if1arb20.bit._ID24\r
+#define IF1ARB20_ID25 _if1arb20.bit._ID25\r
+#define IF1ARB20_ID26 _if1arb20.bit._ID26\r
+#define IF1ARB20_ID27 _if1arb20.bit._ID27\r
+#define IF1ARB20_ID28 _if1arb20.bit._ID28\r
+#define IF1ARB20_DIR _if1arb20.bit._DIR\r
+#define IF1ARB20_XTD _if1arb20.bit._XTD\r
+#define IF1ARB20_MSGVAL _if1arb20.bit._MSGVAL\r
+__IO_EXTENDED IF1ARB2L0STR _if1arb2l0;  \r
+#define IF1ARB2L0 _if1arb2l0.byte\r
+#define IF1ARB2L0_ID16 _if1arb2l0.bit._ID16\r
+#define IF1ARB2L0_ID17 _if1arb2l0.bit._ID17\r
+#define IF1ARB2L0_ID18 _if1arb2l0.bit._ID18\r
+#define IF1ARB2L0_ID19 _if1arb2l0.bit._ID19\r
+#define IF1ARB2L0_ID20 _if1arb2l0.bit._ID20\r
+#define IF1ARB2L0_ID21 _if1arb2l0.bit._ID21\r
+#define IF1ARB2L0_ID22 _if1arb2l0.bit._ID22\r
+#define IF1ARB2L0_ID23 _if1arb2l0.bit._ID23\r
+__IO_EXTENDED IF1ARB2H0STR _if1arb2h0;  \r
+#define IF1ARB2H0 _if1arb2h0.byte\r
+#define IF1ARB2H0_ID24 _if1arb2h0.bit._ID24\r
+#define IF1ARB2H0_ID25 _if1arb2h0.bit._ID25\r
+#define IF1ARB2H0_ID26 _if1arb2h0.bit._ID26\r
+#define IF1ARB2H0_ID27 _if1arb2h0.bit._ID27\r
+#define IF1ARB2H0_ID28 _if1arb2h0.bit._ID28\r
+#define IF1ARB2H0_DIR _if1arb2h0.bit._DIR\r
+#define IF1ARB2H0_XTD _if1arb2h0.bit._XTD\r
+#define IF1ARB2H0_MSGVAL _if1arb2h0.bit._MSGVAL\r
+__IO_EXTENDED IF1MCTR0STR _if1mctr0;  \r
+#define IF1MCTR0 _if1mctr0.word\r
+#define IF1MCTR0_DLC0 _if1mctr0.bit._DLC0\r
+#define IF1MCTR0_DLC1 _if1mctr0.bit._DLC1\r
+#define IF1MCTR0_DLC2 _if1mctr0.bit._DLC2\r
+#define IF1MCTR0_DLC3 _if1mctr0.bit._DLC3\r
+#define IF1MCTR0_EOB _if1mctr0.bit._EOB\r
+#define IF1MCTR0_TXRQST _if1mctr0.bit._TXRQST\r
+#define IF1MCTR0_RMTEN _if1mctr0.bit._RMTEN\r
+#define IF1MCTR0_RXIE _if1mctr0.bit._RXIE\r
+#define IF1MCTR0_TXIE _if1mctr0.bit._TXIE\r
+#define IF1MCTR0_UMASK _if1mctr0.bit._UMASK\r
+#define IF1MCTR0_INTPND _if1mctr0.bit._INTPND\r
+#define IF1MCTR0_MSGLST _if1mctr0.bit._MSGLST\r
+#define IF1MCTR0_NEWDAT _if1mctr0.bit._NEWDAT\r
+#define IF1MCTR0_DLC _if1mctr0.bitc._DLC\r
+__IO_EXTENDED IF1MCTRL0STR _if1mctrl0;  \r
+#define IF1MCTRL0 _if1mctrl0.byte\r
+#define IF1MCTRL0_DLC0 _if1mctrl0.bit._DLC0\r
+#define IF1MCTRL0_DLC1 _if1mctrl0.bit._DLC1\r
+#define IF1MCTRL0_DLC2 _if1mctrl0.bit._DLC2\r
+#define IF1MCTRL0_DLC3 _if1mctrl0.bit._DLC3\r
+#define IF1MCTRL0_EOB _if1mctrl0.bit._EOB\r
+#define IF1MCTRL0_DLC _if1mctrl0.bitc._DLC\r
+__IO_EXTENDED IF1MCTRH0STR _if1mctrh0;  \r
+#define IF1MCTRH0 _if1mctrh0.byte\r
+#define IF1MCTRH0_TXRQST _if1mctrh0.bit._TXRQST\r
+#define IF1MCTRH0_RMTEN _if1mctrh0.bit._RMTEN\r
+#define IF1MCTRH0_RXIE _if1mctrh0.bit._RXIE\r
+#define IF1MCTRH0_TXIE _if1mctrh0.bit._TXIE\r
+#define IF1MCTRH0_UMASK _if1mctrh0.bit._UMASK\r
+#define IF1MCTRH0_INTPND _if1mctrh0.bit._INTPND\r
+#define IF1MCTRH0_MSGLST _if1mctrh0.bit._MSGLST\r
+#define IF1MCTRH0_NEWDAT _if1mctrh0.bit._NEWDAT\r
+__IO_EXTENDED IF1DTA0STR _if1dta0;  \r
+#define IF1DTA0 _if1dta0.lword\r
+__IO_EXTENDED IF1DTA10STR _if1dta10;  \r
+#define IF1DTA10 _if1dta10.word\r
+__IO_EXTENDED IF1DTA1L0STR _if1dta1l0;  \r
+#define IF1DTA1L0 _if1dta1l0.byte\r
+__IO_EXTENDED IF1DTA1H0STR _if1dta1h0;  \r
+#define IF1DTA1H0 _if1dta1h0.byte\r
+__IO_EXTENDED IF1DTA20STR _if1dta20;  \r
+#define IF1DTA20 _if1dta20.word\r
+__IO_EXTENDED IF1DTA2L0STR _if1dta2l0;  \r
+#define IF1DTA2L0 _if1dta2l0.byte\r
+__IO_EXTENDED IF1DTA2H0STR _if1dta2h0;  \r
+#define IF1DTA2H0 _if1dta2h0.byte\r
+__IO_EXTENDED IF1DTB0STR _if1dtb0;  \r
+#define IF1DTB0 _if1dtb0.lword\r
+__IO_EXTENDED IF1DTB10STR _if1dtb10;  \r
+#define IF1DTB10 _if1dtb10.word\r
+__IO_EXTENDED IF1DTB1L0STR _if1dtb1l0;  \r
+#define IF1DTB1L0 _if1dtb1l0.byte\r
+__IO_EXTENDED IF1DTB1H0STR _if1dtb1h0;  \r
+#define IF1DTB1H0 _if1dtb1h0.byte\r
+__IO_EXTENDED IF1DTB20STR _if1dtb20;  \r
+#define IF1DTB20 _if1dtb20.word\r
+__IO_EXTENDED IF1DTB2L0STR _if1dtb2l0;  \r
+#define IF1DTB2L0 _if1dtb2l0.byte\r
+__IO_EXTENDED IF1DTB2H0STR _if1dtb2h0;  \r
+#define IF1DTB2H0 _if1dtb2h0.byte\r
+__IO_EXTENDED IF2CREQ0STR _if2creq0;  \r
+#define IF2CREQ0 _if2creq0.word\r
+#define IF2CREQ0_MSGN0 _if2creq0.bit._MSGN0\r
+#define IF2CREQ0_MSGN1 _if2creq0.bit._MSGN1\r
+#define IF2CREQ0_MSGN2 _if2creq0.bit._MSGN2\r
+#define IF2CREQ0_MSGN3 _if2creq0.bit._MSGN3\r
+#define IF2CREQ0_MSGN4 _if2creq0.bit._MSGN4\r
+#define IF2CREQ0_MSGN5 _if2creq0.bit._MSGN5\r
+#define IF2CREQ0_MSGN6 _if2creq0.bit._MSGN6\r
+#define IF2CREQ0_MSGN7 _if2creq0.bit._MSGN7\r
+#define IF2CREQ0_BUSY _if2creq0.bit._BUSY\r
+__IO_EXTENDED IF2CREQL0STR _if2creql0;  \r
+#define IF2CREQL0 _if2creql0.byte\r
+#define IF2CREQL0_MSGN0 _if2creql0.bit._MSGN0\r
+#define IF2CREQL0_MSGN1 _if2creql0.bit._MSGN1\r
+#define IF2CREQL0_MSGN2 _if2creql0.bit._MSGN2\r
+#define IF2CREQL0_MSGN3 _if2creql0.bit._MSGN3\r
+#define IF2CREQL0_MSGN4 _if2creql0.bit._MSGN4\r
+#define IF2CREQL0_MSGN5 _if2creql0.bit._MSGN5\r
+#define IF2CREQL0_MSGN6 _if2creql0.bit._MSGN6\r
+#define IF2CREQL0_MSGN7 _if2creql0.bit._MSGN7\r
+__IO_EXTENDED IF2CREQH0STR _if2creqh0;  \r
+#define IF2CREQH0 _if2creqh0.byte\r
+#define IF2CREQH0_BUSY _if2creqh0.bit._BUSY\r
+__IO_EXTENDED IF2CMSK0STR _if2cmsk0;  \r
+#define IF2CMSK0 _if2cmsk0.word\r
+#define IF2CMSK0_DATAB _if2cmsk0.bit._DATAB\r
+#define IF2CMSK0_DATAA _if2cmsk0.bit._DATAA\r
+#define IF2CMSK0_TXREQ _if2cmsk0.bit._TXREQ\r
+#define IF2CMSK0_CIP _if2cmsk0.bit._CIP\r
+#define IF2CMSK0_CONTROL _if2cmsk0.bit._CONTROL\r
+#define IF2CMSK0_ARB _if2cmsk0.bit._ARB\r
+#define IF2CMSK0_MASK _if2cmsk0.bit._MASK\r
+#define IF2CMSK0_WRRD _if2cmsk0.bit._WRRD\r
+__IO_EXTENDED IF2CMSKL0STR _if2cmskl0;  \r
+#define IF2CMSKL0 _if2cmskl0.byte\r
+#define IF2CMSKL0_DATAB _if2cmskl0.bit._DATAB\r
+#define IF2CMSKL0_DATAA _if2cmskl0.bit._DATAA\r
+#define IF2CMSKL0_TXREQ _if2cmskl0.bit._TXREQ\r
+#define IF2CMSKL0_CIP _if2cmskl0.bit._CIP\r
+#define IF2CMSKL0_CONTROL _if2cmskl0.bit._CONTROL\r
+#define IF2CMSKL0_ARB _if2cmskl0.bit._ARB\r
+#define IF2CMSKL0_MASK _if2cmskl0.bit._MASK\r
+#define IF2CMSKL0_WRRD _if2cmskl0.bit._WRRD\r
+__IO_EXTENDED IF2CMSKH0STR _if2cmskh0;  \r
+#define IF2CMSKH0 _if2cmskh0.byte\r
+__IO_EXTENDED IF2MSK0STR _if2msk0;  \r
+#define IF2MSK0 _if2msk0.lword\r
+#define IF2MSK0_MSK0 _if2msk0.bit._MSK0\r
+#define IF2MSK0_MSK1 _if2msk0.bit._MSK1\r
+#define IF2MSK0_MSK2 _if2msk0.bit._MSK2\r
+#define IF2MSK0_MSK3 _if2msk0.bit._MSK3\r
+#define IF2MSK0_MSK4 _if2msk0.bit._MSK4\r
+#define IF2MSK0_MSK5 _if2msk0.bit._MSK5\r
+#define IF2MSK0_MSK6 _if2msk0.bit._MSK6\r
+#define IF2MSK0_MSK7 _if2msk0.bit._MSK7\r
+#define IF2MSK0_MSK8 _if2msk0.bit._MSK8\r
+#define IF2MSK0_MSK9 _if2msk0.bit._MSK9\r
+#define IF2MSK0_MSK10 _if2msk0.bit._MSK10\r
+#define IF2MSK0_MSK11 _if2msk0.bit._MSK11\r
+#define IF2MSK0_MSK12 _if2msk0.bit._MSK12\r
+#define IF2MSK0_MSK13 _if2msk0.bit._MSK13\r
+#define IF2MSK0_MSK14 _if2msk0.bit._MSK14\r
+#define IF2MSK0_MSK15 _if2msk0.bit._MSK15\r
+#define IF2MSK0_MSK16 _if2msk0.bit._MSK16\r
+#define IF2MSK0_MSK17 _if2msk0.bit._MSK17\r
+#define IF2MSK0_MSK18 _if2msk0.bit._MSK18\r
+#define IF2MSK0_MSK19 _if2msk0.bit._MSK19\r
+#define IF2MSK0_MSK20 _if2msk0.bit._MSK20\r
+#define IF2MSK0_MSK21 _if2msk0.bit._MSK21\r
+#define IF2MSK0_MSK22 _if2msk0.bit._MSK22\r
+#define IF2MSK0_MSK23 _if2msk0.bit._MSK23\r
+#define IF2MSK0_MSK24 _if2msk0.bit._MSK24\r
+#define IF2MSK0_MSK25 _if2msk0.bit._MSK25\r
+#define IF2MSK0_MSK26 _if2msk0.bit._MSK26\r
+#define IF2MSK0_MSK27 _if2msk0.bit._MSK27\r
+#define IF2MSK0_MSK28 _if2msk0.bit._MSK28\r
+#define IF2MSK0_MDIR _if2msk0.bit._MDIR\r
+#define IF2MSK0_MXTD _if2msk0.bit._MXTD\r
+#define IF2MSK0_MSK _if2msk0.bitc._MSK\r
+__IO_EXTENDED IF2MSK10STR _if2msk10;  \r
+#define IF2MSK10 _if2msk10.word\r
+#define IF2MSK10_MSK0 _if2msk10.bit._MSK0\r
+#define IF2MSK10_MSK1 _if2msk10.bit._MSK1\r
+#define IF2MSK10_MSK2 _if2msk10.bit._MSK2\r
+#define IF2MSK10_MSK3 _if2msk10.bit._MSK3\r
+#define IF2MSK10_MSK4 _if2msk10.bit._MSK4\r
+#define IF2MSK10_MSK5 _if2msk10.bit._MSK5\r
+#define IF2MSK10_MSK6 _if2msk10.bit._MSK6\r
+#define IF2MSK10_MSK7 _if2msk10.bit._MSK7\r
+#define IF2MSK10_MSK8 _if2msk10.bit._MSK8\r
+#define IF2MSK10_MSK9 _if2msk10.bit._MSK9\r
+#define IF2MSK10_MSK10 _if2msk10.bit._MSK10\r
+#define IF2MSK10_MSK11 _if2msk10.bit._MSK11\r
+#define IF2MSK10_MSK12 _if2msk10.bit._MSK12\r
+#define IF2MSK10_MSK13 _if2msk10.bit._MSK13\r
+#define IF2MSK10_MSK14 _if2msk10.bit._MSK14\r
+#define IF2MSK10_MSK15 _if2msk10.bit._MSK15\r
+__IO_EXTENDED IF2MSK1L0STR _if2msk1l0;  \r
+#define IF2MSK1L0 _if2msk1l0.byte\r
+#define IF2MSK1L0_MSK0 _if2msk1l0.bit._MSK0\r
+#define IF2MSK1L0_MSK1 _if2msk1l0.bit._MSK1\r
+#define IF2MSK1L0_MSK2 _if2msk1l0.bit._MSK2\r
+#define IF2MSK1L0_MSK3 _if2msk1l0.bit._MSK3\r
+#define IF2MSK1L0_MSK4 _if2msk1l0.bit._MSK4\r
+#define IF2MSK1L0_MSK5 _if2msk1l0.bit._MSK5\r
+#define IF2MSK1L0_MSK6 _if2msk1l0.bit._MSK6\r
+#define IF2MSK1L0_MSK7 _if2msk1l0.bit._MSK7\r
+__IO_EXTENDED IF2MSK1H0STR _if2msk1h0;  \r
+#define IF2MSK1H0 _if2msk1h0.byte\r
+#define IF2MSK1H0_MSK8 _if2msk1h0.bit._MSK8\r
+#define IF2MSK1H0_MSK9 _if2msk1h0.bit._MSK9\r
+#define IF2MSK1H0_MSK10 _if2msk1h0.bit._MSK10\r
+#define IF2MSK1H0_MSK11 _if2msk1h0.bit._MSK11\r
+#define IF2MSK1H0_MSK12 _if2msk1h0.bit._MSK12\r
+#define IF2MSK1H0_MSK13 _if2msk1h0.bit._MSK13\r
+#define IF2MSK1H0_MSK14 _if2msk1h0.bit._MSK14\r
+#define IF2MSK1H0_MSK15 _if2msk1h0.bit._MSK15\r
+__IO_EXTENDED IF2MSK20STR _if2msk20;  \r
+#define IF2MSK20 _if2msk20.word\r
+#define IF2MSK20_MSK16 _if2msk20.bit._MSK16\r
+#define IF2MSK20_MSK17 _if2msk20.bit._MSK17\r
+#define IF2MSK20_MSK18 _if2msk20.bit._MSK18\r
+#define IF2MSK20_MSK19 _if2msk20.bit._MSK19\r
+#define IF2MSK20_MSK20 _if2msk20.bit._MSK20\r
+#define IF2MSK20_MSK21 _if2msk20.bit._MSK21\r
+#define IF2MSK20_MSK22 _if2msk20.bit._MSK22\r
+#define IF2MSK20_MSK23 _if2msk20.bit._MSK23\r
+#define IF2MSK20_MSK24 _if2msk20.bit._MSK24\r
+#define IF2MSK20_MSK25 _if2msk20.bit._MSK25\r
+#define IF2MSK20_MSK26 _if2msk20.bit._MSK26\r
+#define IF2MSK20_MSK27 _if2msk20.bit._MSK27\r
+#define IF2MSK20_MSK28 _if2msk20.bit._MSK28\r
+#define IF2MSK20_MDIR _if2msk20.bit._MDIR\r
+#define IF2MSK20_MXTD _if2msk20.bit._MXTD\r
+__IO_EXTENDED IF2MSK2L0STR _if2msk2l0;  \r
+#define IF2MSK2L0 _if2msk2l0.byte\r
+#define IF2MSK2L0_MSK16 _if2msk2l0.bit._MSK16\r
+#define IF2MSK2L0_MSK17 _if2msk2l0.bit._MSK17\r
+#define IF2MSK2L0_MSK18 _if2msk2l0.bit._MSK18\r
+#define IF2MSK2L0_MSK19 _if2msk2l0.bit._MSK19\r
+#define IF2MSK2L0_MSK20 _if2msk2l0.bit._MSK20\r
+#define IF2MSK2L0_MSK21 _if2msk2l0.bit._MSK21\r
+#define IF2MSK2L0_MSK22 _if2msk2l0.bit._MSK22\r
+#define IF2MSK2L0_MSK23 _if2msk2l0.bit._MSK23\r
+__IO_EXTENDED IF2MSK2H0STR _if2msk2h0;  \r
+#define IF2MSK2H0 _if2msk2h0.byte\r
+#define IF2MSK2H0_MSK24 _if2msk2h0.bit._MSK24\r
+#define IF2MSK2H0_MSK25 _if2msk2h0.bit._MSK25\r
+#define IF2MSK2H0_MSK26 _if2msk2h0.bit._MSK26\r
+#define IF2MSK2H0_MSK27 _if2msk2h0.bit._MSK27\r
+#define IF2MSK2H0_MSK28 _if2msk2h0.bit._MSK28\r
+#define IF2MSK2H0_MDIR _if2msk2h0.bit._MDIR\r
+#define IF2MSK2H0_MXTD _if2msk2h0.bit._MXTD\r
+__IO_EXTENDED IF2ARB0STR _if2arb0;  \r
+#define IF2ARB0 _if2arb0.lword\r
+#define IF2ARB0_ID0 _if2arb0.bit._ID0\r
+#define IF2ARB0_ID1 _if2arb0.bit._ID1\r
+#define IF2ARB0_ID2 _if2arb0.bit._ID2\r
+#define IF2ARB0_ID3 _if2arb0.bit._ID3\r
+#define IF2ARB0_ID4 _if2arb0.bit._ID4\r
+#define IF2ARB0_ID5 _if2arb0.bit._ID5\r
+#define IF2ARB0_ID6 _if2arb0.bit._ID6\r
+#define IF2ARB0_ID7 _if2arb0.bit._ID7\r
+#define IF2ARB0_ID8 _if2arb0.bit._ID8\r
+#define IF2ARB0_ID9 _if2arb0.bit._ID9\r
+#define IF2ARB0_ID10 _if2arb0.bit._ID10\r
+#define IF2ARB0_ID11 _if2arb0.bit._ID11\r
+#define IF2ARB0_ID12 _if2arb0.bit._ID12\r
+#define IF2ARB0_ID13 _if2arb0.bit._ID13\r
+#define IF2ARB0_ID14 _if2arb0.bit._ID14\r
+#define IF2ARB0_ID15 _if2arb0.bit._ID15\r
+#define IF2ARB0_ID16 _if2arb0.bit._ID16\r
+#define IF2ARB0_ID17 _if2arb0.bit._ID17\r
+#define IF2ARB0_ID18 _if2arb0.bit._ID18\r
+#define IF2ARB0_ID19 _if2arb0.bit._ID19\r
+#define IF2ARB0_ID20 _if2arb0.bit._ID20\r
+#define IF2ARB0_ID21 _if2arb0.bit._ID21\r
+#define IF2ARB0_ID22 _if2arb0.bit._ID22\r
+#define IF2ARB0_ID23 _if2arb0.bit._ID23\r
+#define IF2ARB0_ID24 _if2arb0.bit._ID24\r
+#define IF2ARB0_ID25 _if2arb0.bit._ID25\r
+#define IF2ARB0_ID26 _if2arb0.bit._ID26\r
+#define IF2ARB0_ID27 _if2arb0.bit._ID27\r
+#define IF2ARB0_ID28 _if2arb0.bit._ID28\r
+#define IF2ARB0_DIR _if2arb0.bit._DIR\r
+#define IF2ARB0_XTD _if2arb0.bit._XTD\r
+#define IF2ARB0_MSGVAL _if2arb0.bit._MSGVAL\r
+#define IF2ARB0_ID _if2arb0.bitc._ID\r
+__IO_EXTENDED IF2ARB10STR _if2arb10;  \r
+#define IF2ARB10 _if2arb10.word\r
+#define IF2ARB10_ID0 _if2arb10.bit._ID0\r
+#define IF2ARB10_ID1 _if2arb10.bit._ID1\r
+#define IF2ARB10_ID2 _if2arb10.bit._ID2\r
+#define IF2ARB10_ID3 _if2arb10.bit._ID3\r
+#define IF2ARB10_ID4 _if2arb10.bit._ID4\r
+#define IF2ARB10_ID5 _if2arb10.bit._ID5\r
+#define IF2ARB10_ID6 _if2arb10.bit._ID6\r
+#define IF2ARB10_ID7 _if2arb10.bit._ID7\r
+#define IF2ARB10_ID8 _if2arb10.bit._ID8\r
+#define IF2ARB10_ID9 _if2arb10.bit._ID9\r
+#define IF2ARB10_ID10 _if2arb10.bit._ID10\r
+#define IF2ARB10_ID11 _if2arb10.bit._ID11\r
+#define IF2ARB10_ID12 _if2arb10.bit._ID12\r
+#define IF2ARB10_ID13 _if2arb10.bit._ID13\r
+#define IF2ARB10_ID14 _if2arb10.bit._ID14\r
+#define IF2ARB10_ID15 _if2arb10.bit._ID15\r
+__IO_EXTENDED IF2ARB1L0STR _if2arb1l0;  \r
+#define IF2ARB1L0 _if2arb1l0.byte\r
+#define IF2ARB1L0_ID0 _if2arb1l0.bit._ID0\r
+#define IF2ARB1L0_ID1 _if2arb1l0.bit._ID1\r
+#define IF2ARB1L0_ID2 _if2arb1l0.bit._ID2\r
+#define IF2ARB1L0_ID3 _if2arb1l0.bit._ID3\r
+#define IF2ARB1L0_ID4 _if2arb1l0.bit._ID4\r
+#define IF2ARB1L0_ID5 _if2arb1l0.bit._ID5\r
+#define IF2ARB1L0_ID6 _if2arb1l0.bit._ID6\r
+#define IF2ARB1L0_ID7 _if2arb1l0.bit._ID7\r
+__IO_EXTENDED IF2ARB1H0STR _if2arb1h0;  \r
+#define IF2ARB1H0 _if2arb1h0.byte\r
+#define IF2ARB1H0_ID8 _if2arb1h0.bit._ID8\r
+#define IF2ARB1H0_ID9 _if2arb1h0.bit._ID9\r
+#define IF2ARB1H0_ID10 _if2arb1h0.bit._ID10\r
+#define IF2ARB1H0_ID11 _if2arb1h0.bit._ID11\r
+#define IF2ARB1H0_ID12 _if2arb1h0.bit._ID12\r
+#define IF2ARB1H0_ID13 _if2arb1h0.bit._ID13\r
+#define IF2ARB1H0_ID14 _if2arb1h0.bit._ID14\r
+#define IF2ARB1H0_ID15 _if2arb1h0.bit._ID15\r
+__IO_EXTENDED IF2ARB20STR _if2arb20;  \r
+#define IF2ARB20 _if2arb20.word\r
+#define IF2ARB20_ID16 _if2arb20.bit._ID16\r
+#define IF2ARB20_ID17 _if2arb20.bit._ID17\r
+#define IF2ARB20_ID18 _if2arb20.bit._ID18\r
+#define IF2ARB20_ID19 _if2arb20.bit._ID19\r
+#define IF2ARB20_ID20 _if2arb20.bit._ID20\r
+#define IF2ARB20_ID21 _if2arb20.bit._ID21\r
+#define IF2ARB20_ID22 _if2arb20.bit._ID22\r
+#define IF2ARB20_ID23 _if2arb20.bit._ID23\r
+#define IF2ARB20_ID24 _if2arb20.bit._ID24\r
+#define IF2ARB20_ID25 _if2arb20.bit._ID25\r
+#define IF2ARB20_ID26 _if2arb20.bit._ID26\r
+#define IF2ARB20_ID27 _if2arb20.bit._ID27\r
+#define IF2ARB20_ID28 _if2arb20.bit._ID28\r
+#define IF2ARB20_DIR _if2arb20.bit._DIR\r
+#define IF2ARB20_XTD _if2arb20.bit._XTD\r
+#define IF2ARB20_MSGVAL _if2arb20.bit._MSGVAL\r
+__IO_EXTENDED IF2ARB2L0STR _if2arb2l0;  \r
+#define IF2ARB2L0 _if2arb2l0.byte\r
+#define IF2ARB2L0_ID16 _if2arb2l0.bit._ID16\r
+#define IF2ARB2L0_ID17 _if2arb2l0.bit._ID17\r
+#define IF2ARB2L0_ID18 _if2arb2l0.bit._ID18\r
+#define IF2ARB2L0_ID19 _if2arb2l0.bit._ID19\r
+#define IF2ARB2L0_ID20 _if2arb2l0.bit._ID20\r
+#define IF2ARB2L0_ID21 _if2arb2l0.bit._ID21\r
+#define IF2ARB2L0_ID22 _if2arb2l0.bit._ID22\r
+#define IF2ARB2L0_ID23 _if2arb2l0.bit._ID23\r
+__IO_EXTENDED IF2ARB2H0STR _if2arb2h0;  \r
+#define IF2ARB2H0 _if2arb2h0.byte\r
+#define IF2ARB2H0_ID24 _if2arb2h0.bit._ID24\r
+#define IF2ARB2H0_ID25 _if2arb2h0.bit._ID25\r
+#define IF2ARB2H0_ID26 _if2arb2h0.bit._ID26\r
+#define IF2ARB2H0_ID27 _if2arb2h0.bit._ID27\r
+#define IF2ARB2H0_ID28 _if2arb2h0.bit._ID28\r
+#define IF2ARB2H0_DIR _if2arb2h0.bit._DIR\r
+#define IF2ARB2H0_XTD _if2arb2h0.bit._XTD\r
+#define IF2ARB2H0_MSGVAL _if2arb2h0.bit._MSGVAL\r
+__IO_EXTENDED IF2MCTR0STR _if2mctr0;  \r
+#define IF2MCTR0 _if2mctr0.word\r
+#define IF2MCTR0_DLC0 _if2mctr0.bit._DLC0\r
+#define IF2MCTR0_DLC1 _if2mctr0.bit._DLC1\r
+#define IF2MCTR0_DLC2 _if2mctr0.bit._DLC2\r
+#define IF2MCTR0_DLC3 _if2mctr0.bit._DLC3\r
+#define IF2MCTR0_EOB _if2mctr0.bit._EOB\r
+#define IF2MCTR0_TXRQST _if2mctr0.bit._TXRQST\r
+#define IF2MCTR0_RMTEN _if2mctr0.bit._RMTEN\r
+#define IF2MCTR0_RXIE _if2mctr0.bit._RXIE\r
+#define IF2MCTR0_TXIE _if2mctr0.bit._TXIE\r
+#define IF2MCTR0_UMASK _if2mctr0.bit._UMASK\r
+#define IF2MCTR0_INTPND _if2mctr0.bit._INTPND\r
+#define IF2MCTR0_MSGLST _if2mctr0.bit._MSGLST\r
+#define IF2MCTR0_NEWDAT _if2mctr0.bit._NEWDAT\r
+#define IF2MCTR0_DLC _if2mctr0.bitc._DLC\r
+__IO_EXTENDED IF2MCTRL0STR _if2mctrl0;  \r
+#define IF2MCTRL0 _if2mctrl0.byte\r
+#define IF2MCTRL0_DLC0 _if2mctrl0.bit._DLC0\r
+#define IF2MCTRL0_DLC1 _if2mctrl0.bit._DLC1\r
+#define IF2MCTRL0_DLC2 _if2mctrl0.bit._DLC2\r
+#define IF2MCTRL0_DLC3 _if2mctrl0.bit._DLC3\r
+#define IF2MCTRL0_EOB _if2mctrl0.bit._EOB\r
+#define IF2MCTRL0_DLC _if2mctrl0.bitc._DLC\r
+__IO_EXTENDED IF2MCTRH0STR _if2mctrh0;  \r
+#define IF2MCTRH0 _if2mctrh0.byte\r
+#define IF2MCTRH0_TXRQST _if2mctrh0.bit._TXRQST\r
+#define IF2MCTRH0_RMTEN _if2mctrh0.bit._RMTEN\r
+#define IF2MCTRH0_RXIE _if2mctrh0.bit._RXIE\r
+#define IF2MCTRH0_TXIE _if2mctrh0.bit._TXIE\r
+#define IF2MCTRH0_UMASK _if2mctrh0.bit._UMASK\r
+#define IF2MCTRH0_INTPND _if2mctrh0.bit._INTPND\r
+#define IF2MCTRH0_MSGLST _if2mctrh0.bit._MSGLST\r
+#define IF2MCTRH0_NEWDAT _if2mctrh0.bit._NEWDAT\r
+__IO_EXTENDED IF2DTA0STR _if2dta0;  \r
+#define IF2DTA0 _if2dta0.lword\r
+__IO_EXTENDED IF2DTA10STR _if2dta10;  \r
+#define IF2DTA10 _if2dta10.word\r
+__IO_EXTENDED IF2DTA1L0STR _if2dta1l0;  \r
+#define IF2DTA1L0 _if2dta1l0.byte\r
+__IO_EXTENDED IF2DTA1H0STR _if2dta1h0;  \r
+#define IF2DTA1H0 _if2dta1h0.byte\r
+__IO_EXTENDED IF2DTA20STR _if2dta20;  \r
+#define IF2DTA20 _if2dta20.word\r
+__IO_EXTENDED IF2DTA2L0STR _if2dta2l0;  \r
+#define IF2DTA2L0 _if2dta2l0.byte\r
+__IO_EXTENDED IF2DTA2H0STR _if2dta2h0;  \r
+#define IF2DTA2H0 _if2dta2h0.byte\r
+__IO_EXTENDED IF2DTB0STR _if2dtb0;  \r
+#define IF2DTB0 _if2dtb0.lword\r
+__IO_EXTENDED IF2DTB10STR _if2dtb10;  \r
+#define IF2DTB10 _if2dtb10.word\r
+__IO_EXTENDED IF2DTB1L0STR _if2dtb1l0;  \r
+#define IF2DTB1L0 _if2dtb1l0.byte\r
+__IO_EXTENDED IF2DTB1H0STR _if2dtb1h0;  \r
+#define IF2DTB1H0 _if2dtb1h0.byte\r
+__IO_EXTENDED IF2DTB20STR _if2dtb20;  \r
+#define IF2DTB20 _if2dtb20.word\r
+__IO_EXTENDED IF2DTB2L0STR _if2dtb2l0;  \r
+#define IF2DTB2L0 _if2dtb2l0.byte\r
+__IO_EXTENDED IF2DTB2H0STR _if2dtb2h0;  \r
+#define IF2DTB2H0 _if2dtb2h0.byte\r
+__IO_EXTENDED TREQR0STR _treqr0;  \r
+#define TREQR0 _treqr0.lword\r
+#define TREQR0_TXRQST1 _treqr0.bit._TXRQST1\r
+#define TREQR0_TXRQST2 _treqr0.bit._TXRQST2\r
+#define TREQR0_TXRQST3 _treqr0.bit._TXRQST3\r
+#define TREQR0_TXRQST4 _treqr0.bit._TXRQST4\r
+#define TREQR0_TXRQST5 _treqr0.bit._TXRQST5\r
+#define TREQR0_TXRQST6 _treqr0.bit._TXRQST6\r
+#define TREQR0_TXRQST7 _treqr0.bit._TXRQST7\r
+#define TREQR0_TXRQST8 _treqr0.bit._TXRQST8\r
+#define TREQR0_TXRQST9 _treqr0.bit._TXRQST9\r
+#define TREQR0_TXRQST10 _treqr0.bit._TXRQST10\r
+#define TREQR0_TXRQST11 _treqr0.bit._TXRQST11\r
+#define TREQR0_TXRQST12 _treqr0.bit._TXRQST12\r
+#define TREQR0_TXRQST13 _treqr0.bit._TXRQST13\r
+#define TREQR0_TXRQST14 _treqr0.bit._TXRQST14\r
+#define TREQR0_TXRQST15 _treqr0.bit._TXRQST15\r
+#define TREQR0_TXRQST16 _treqr0.bit._TXRQST16\r
+#define TREQR0_TXRQST17 _treqr0.bit._TXRQST17\r
+#define TREQR0_TXRQST18 _treqr0.bit._TXRQST18\r
+#define TREQR0_TXRQST19 _treqr0.bit._TXRQST19\r
+#define TREQR0_TXRQST20 _treqr0.bit._TXRQST20\r
+#define TREQR0_TXRQST21 _treqr0.bit._TXRQST21\r
+#define TREQR0_TXRQST22 _treqr0.bit._TXRQST22\r
+#define TREQR0_TXRQST23 _treqr0.bit._TXRQST23\r
+#define TREQR0_TXRQST24 _treqr0.bit._TXRQST24\r
+#define TREQR0_TXRQST25 _treqr0.bit._TXRQST25\r
+#define TREQR0_TXRQST26 _treqr0.bit._TXRQST26\r
+#define TREQR0_TXRQST27 _treqr0.bit._TXRQST27\r
+#define TREQR0_TXRQST28 _treqr0.bit._TXRQST28\r
+#define TREQR0_TXRQST29 _treqr0.bit._TXRQST29\r
+#define TREQR0_TXRQST30 _treqr0.bit._TXRQST30\r
+#define TREQR0_TXRQST31 _treqr0.bit._TXRQST31\r
+#define TREQR0_TXRQST32 _treqr0.bit._TXRQST32\r
+#define TREQR0_TXRQST _treqr0.bitc._TXRQST\r
+__IO_EXTENDED TREQR10STR _treqr10;  \r
+#define TREQR10 _treqr10.word\r
+#define TREQR10_TXRQST1 _treqr10.bit._TXRQST1\r
+#define TREQR10_TXRQST2 _treqr10.bit._TXRQST2\r
+#define TREQR10_TXRQST3 _treqr10.bit._TXRQST3\r
+#define TREQR10_TXRQST4 _treqr10.bit._TXRQST4\r
+#define TREQR10_TXRQST5 _treqr10.bit._TXRQST5\r
+#define TREQR10_TXRQST6 _treqr10.bit._TXRQST6\r
+#define TREQR10_TXRQST7 _treqr10.bit._TXRQST7\r
+#define TREQR10_TXRQST8 _treqr10.bit._TXRQST8\r
+#define TREQR10_TXRQST9 _treqr10.bit._TXRQST9\r
+#define TREQR10_TXRQST10 _treqr10.bit._TXRQST10\r
+#define TREQR10_TXRQST11 _treqr10.bit._TXRQST11\r
+#define TREQR10_TXRQST12 _treqr10.bit._TXRQST12\r
+#define TREQR10_TXRQST13 _treqr10.bit._TXRQST13\r
+#define TREQR10_TXRQST14 _treqr10.bit._TXRQST14\r
+#define TREQR10_TXRQST15 _treqr10.bit._TXRQST15\r
+#define TREQR10_TXRQST16 _treqr10.bit._TXRQST16\r
+__IO_EXTENDED TREQR1L0STR _treqr1l0;  \r
+#define TREQR1L0 _treqr1l0.byte\r
+#define TREQR1L0_TXRQST1 _treqr1l0.bit._TXRQST1\r
+#define TREQR1L0_TXRQST2 _treqr1l0.bit._TXRQST2\r
+#define TREQR1L0_TXRQST3 _treqr1l0.bit._TXRQST3\r
+#define TREQR1L0_TXRQST4 _treqr1l0.bit._TXRQST4\r
+#define TREQR1L0_TXRQST5 _treqr1l0.bit._TXRQST5\r
+#define TREQR1L0_TXRQST6 _treqr1l0.bit._TXRQST6\r
+#define TREQR1L0_TXRQST7 _treqr1l0.bit._TXRQST7\r
+#define TREQR1L0_TXRQST8 _treqr1l0.bit._TXRQST8\r
+__IO_EXTENDED TREQR1H0STR _treqr1h0;  \r
+#define TREQR1H0 _treqr1h0.byte\r
+#define TREQR1H0_TXRQST9 _treqr1h0.bit._TXRQST9\r
+#define TREQR1H0_TXRQST10 _treqr1h0.bit._TXRQST10\r
+#define TREQR1H0_TXRQST11 _treqr1h0.bit._TXRQST11\r
+#define TREQR1H0_TXRQST12 _treqr1h0.bit._TXRQST12\r
+#define TREQR1H0_TXRQST13 _treqr1h0.bit._TXRQST13\r
+#define TREQR1H0_TXRQST14 _treqr1h0.bit._TXRQST14\r
+#define TREQR1H0_TXRQST15 _treqr1h0.bit._TXRQST15\r
+#define TREQR1H0_TXRQST16 _treqr1h0.bit._TXRQST16\r
+__IO_EXTENDED TREQR20STR _treqr20;  \r
+#define TREQR20 _treqr20.word\r
+#define TREQR20_TXRQST17 _treqr20.bit._TXRQST17\r
+#define TREQR20_TXRQST18 _treqr20.bit._TXRQST18\r
+#define TREQR20_TXRQST19 _treqr20.bit._TXRQST19\r
+#define TREQR20_TXRQST20 _treqr20.bit._TXRQST20\r
+#define TREQR20_TXRQST21 _treqr20.bit._TXRQST21\r
+#define TREQR20_TXRQST22 _treqr20.bit._TXRQST22\r
+#define TREQR20_TXRQST23 _treqr20.bit._TXRQST23\r
+#define TREQR20_TXRQST24 _treqr20.bit._TXRQST24\r
+#define TREQR20_TXRQST25 _treqr20.bit._TXRQST25\r
+#define TREQR20_TXRQST26 _treqr20.bit._TXRQST26\r
+#define TREQR20_TXRQST27 _treqr20.bit._TXRQST27\r
+#define TREQR20_TXRQST28 _treqr20.bit._TXRQST28\r
+#define TREQR20_TXRQST29 _treqr20.bit._TXRQST29\r
+#define TREQR20_TXRQST30 _treqr20.bit._TXRQST30\r
+#define TREQR20_TXRQST31 _treqr20.bit._TXRQST31\r
+#define TREQR20_TXRQST32 _treqr20.bit._TXRQST32\r
+__IO_EXTENDED TREQR2L0STR _treqr2l0;  \r
+#define TREQR2L0 _treqr2l0.byte\r
+#define TREQR2L0_TXRQST17 _treqr2l0.bit._TXRQST17\r
+#define TREQR2L0_TXRQST18 _treqr2l0.bit._TXRQST18\r
+#define TREQR2L0_TXRQST19 _treqr2l0.bit._TXRQST19\r
+#define TREQR2L0_TXRQST20 _treqr2l0.bit._TXRQST20\r
+#define TREQR2L0_TXRQST21 _treqr2l0.bit._TXRQST21\r
+#define TREQR2L0_TXRQST22 _treqr2l0.bit._TXRQST22\r
+#define TREQR2L0_TXRQST23 _treqr2l0.bit._TXRQST23\r
+#define TREQR2L0_TXRQST24 _treqr2l0.bit._TXRQST24\r
+__IO_EXTENDED TREQR2H0STR _treqr2h0;  \r
+#define TREQR2H0 _treqr2h0.byte\r
+#define TREQR2H0_TXRQST25 _treqr2h0.bit._TXRQST25\r
+#define TREQR2H0_TXRQST26 _treqr2h0.bit._TXRQST26\r
+#define TREQR2H0_TXRQST27 _treqr2h0.bit._TXRQST27\r
+#define TREQR2H0_TXRQST28 _treqr2h0.bit._TXRQST28\r
+#define TREQR2H0_TXRQST29 _treqr2h0.bit._TXRQST29\r
+#define TREQR2H0_TXRQST30 _treqr2h0.bit._TXRQST30\r
+#define TREQR2H0_TXRQST31 _treqr2h0.bit._TXRQST31\r
+#define TREQR2H0_TXRQST32 _treqr2h0.bit._TXRQST32\r
+__IO_EXTENDED NEWDT0STR _newdt0;  \r
+#define NEWDT0 _newdt0.lword\r
+#define NEWDT0_NEWDAT1 _newdt0.bit._NEWDAT1\r
+#define NEWDT0_NEWDAT2 _newdt0.bit._NEWDAT2\r
+#define NEWDT0_NEWDAT3 _newdt0.bit._NEWDAT3\r
+#define NEWDT0_NEWDAT4 _newdt0.bit._NEWDAT4\r
+#define NEWDT0_NEWDAT5 _newdt0.bit._NEWDAT5\r
+#define NEWDT0_NEWDAT6 _newdt0.bit._NEWDAT6\r
+#define NEWDT0_NEWDAT7 _newdt0.bit._NEWDAT7\r
+#define NEWDT0_NEWDAT8 _newdt0.bit._NEWDAT8\r
+#define NEWDT0_NEWDAT9 _newdt0.bit._NEWDAT9\r
+#define NEWDT0_NEWDAT10 _newdt0.bit._NEWDAT10\r
+#define NEWDT0_NEWDAT11 _newdt0.bit._NEWDAT11\r
+#define NEWDT0_NEWDAT12 _newdt0.bit._NEWDAT12\r
+#define NEWDT0_NEWDAT13 _newdt0.bit._NEWDAT13\r
+#define NEWDT0_NEWDAT14 _newdt0.bit._NEWDAT14\r
+#define NEWDT0_NEWDAT15 _newdt0.bit._NEWDAT15\r
+#define NEWDT0_NEWDAT16 _newdt0.bit._NEWDAT16\r
+#define NEWDT0_NEWDAT17 _newdt0.bit._NEWDAT17\r
+#define NEWDT0_NEWDAT18 _newdt0.bit._NEWDAT18\r
+#define NEWDT0_NEWDAT19 _newdt0.bit._NEWDAT19\r
+#define NEWDT0_NEWDAT20 _newdt0.bit._NEWDAT20\r
+#define NEWDT0_NEWDAT21 _newdt0.bit._NEWDAT21\r
+#define NEWDT0_NEWDAT22 _newdt0.bit._NEWDAT22\r
+#define NEWDT0_NEWDAT23 _newdt0.bit._NEWDAT23\r
+#define NEWDT0_NEWDAT24 _newdt0.bit._NEWDAT24\r
+#define NEWDT0_NEWDAT25 _newdt0.bit._NEWDAT25\r
+#define NEWDT0_NEWDAT26 _newdt0.bit._NEWDAT26\r
+#define NEWDT0_NEWDAT27 _newdt0.bit._NEWDAT27\r
+#define NEWDT0_NEWDAT28 _newdt0.bit._NEWDAT28\r
+#define NEWDT0_NEWDAT29 _newdt0.bit._NEWDAT29\r
+#define NEWDT0_NEWDAT30 _newdt0.bit._NEWDAT30\r
+#define NEWDT0_NEWDAT31 _newdt0.bit._NEWDAT31\r
+#define NEWDT0_NEWDAT32 _newdt0.bit._NEWDAT32\r
+#define NEWDT0_NEWDAT _newdt0.bitc._NEWDAT\r
+__IO_EXTENDED NEWDT10STR _newdt10;  \r
+#define NEWDT10 _newdt10.word\r
+#define NEWDT10_NEWDAT1 _newdt10.bit._NEWDAT1\r
+#define NEWDT10_NEWDAT2 _newdt10.bit._NEWDAT2\r
+#define NEWDT10_NEWDAT3 _newdt10.bit._NEWDAT3\r
+#define NEWDT10_NEWDAT4 _newdt10.bit._NEWDAT4\r
+#define NEWDT10_NEWDAT5 _newdt10.bit._NEWDAT5\r
+#define NEWDT10_NEWDAT6 _newdt10.bit._NEWDAT6\r
+#define NEWDT10_NEWDAT7 _newdt10.bit._NEWDAT7\r
+#define NEWDT10_NEWDAT8 _newdt10.bit._NEWDAT8\r
+#define NEWDT10_NEWDAT9 _newdt10.bit._NEWDAT9\r
+#define NEWDT10_NEWDAT10 _newdt10.bit._NEWDAT10\r
+#define NEWDT10_NEWDAT11 _newdt10.bit._NEWDAT11\r
+#define NEWDT10_NEWDAT12 _newdt10.bit._NEWDAT12\r
+#define NEWDT10_NEWDAT13 _newdt10.bit._NEWDAT13\r
+#define NEWDT10_NEWDAT14 _newdt10.bit._NEWDAT14\r
+#define NEWDT10_NEWDAT15 _newdt10.bit._NEWDAT15\r
+#define NEWDT10_NEWDAT16 _newdt10.bit._NEWDAT16\r
+__IO_EXTENDED NEWDT1L0STR _newdt1l0;  \r
+#define NEWDT1L0 _newdt1l0.byte\r
+#define NEWDT1L0_NEWDAT1 _newdt1l0.bit._NEWDAT1\r
+#define NEWDT1L0_NEWDAT2 _newdt1l0.bit._NEWDAT2\r
+#define NEWDT1L0_NEWDAT3 _newdt1l0.bit._NEWDAT3\r
+#define NEWDT1L0_NEWDAT4 _newdt1l0.bit._NEWDAT4\r
+#define NEWDT1L0_NEWDAT5 _newdt1l0.bit._NEWDAT5\r
+#define NEWDT1L0_NEWDAT6 _newdt1l0.bit._NEWDAT6\r
+#define NEWDT1L0_NEWDAT7 _newdt1l0.bit._NEWDAT7\r
+#define NEWDT1L0_NEWDAT8 _newdt1l0.bit._NEWDAT8\r
+__IO_EXTENDED NEWDT1H0STR _newdt1h0;  \r
+#define NEWDT1H0 _newdt1h0.byte\r
+#define NEWDT1H0_NEWDAT9 _newdt1h0.bit._NEWDAT9\r
+#define NEWDT1H0_NEWDAT10 _newdt1h0.bit._NEWDAT10\r
+#define NEWDT1H0_NEWDAT11 _newdt1h0.bit._NEWDAT11\r
+#define NEWDT1H0_NEWDAT12 _newdt1h0.bit._NEWDAT12\r
+#define NEWDT1H0_NEWDAT13 _newdt1h0.bit._NEWDAT13\r
+#define NEWDT1H0_NEWDAT14 _newdt1h0.bit._NEWDAT14\r
+#define NEWDT1H0_NEWDAT15 _newdt1h0.bit._NEWDAT15\r
+#define NEWDT1H0_NEWDAT16 _newdt1h0.bit._NEWDAT16\r
+__IO_EXTENDED NEWDT20STR _newdt20;  \r
+#define NEWDT20 _newdt20.word\r
+#define NEWDT20_NEWDAT17 _newdt20.bit._NEWDAT17\r
+#define NEWDT20_NEWDAT18 _newdt20.bit._NEWDAT18\r
+#define NEWDT20_NEWDAT19 _newdt20.bit._NEWDAT19\r
+#define NEWDT20_NEWDAT20 _newdt20.bit._NEWDAT20\r
+#define NEWDT20_NEWDAT21 _newdt20.bit._NEWDAT21\r
+#define NEWDT20_NEWDAT22 _newdt20.bit._NEWDAT22\r
+#define NEWDT20_NEWDAT23 _newdt20.bit._NEWDAT23\r
+#define NEWDT20_NEWDAT24 _newdt20.bit._NEWDAT24\r
+#define NEWDT20_NEWDAT25 _newdt20.bit._NEWDAT25\r
+#define NEWDT20_NEWDAT26 _newdt20.bit._NEWDAT26\r
+#define NEWDT20_NEWDAT27 _newdt20.bit._NEWDAT27\r
+#define NEWDT20_NEWDAT28 _newdt20.bit._NEWDAT28\r
+#define NEWDT20_NEWDAT29 _newdt20.bit._NEWDAT29\r
+#define NEWDT20_NEWDAT30 _newdt20.bit._NEWDAT30\r
+#define NEWDT20_NEWDAT31 _newdt20.bit._NEWDAT31\r
+#define NEWDT20_NEWDAT32 _newdt20.bit._NEWDAT32\r
+__IO_EXTENDED NEWDT2L0STR _newdt2l0;  \r
+#define NEWDT2L0 _newdt2l0.byte\r
+#define NEWDT2L0_NEWDAT17 _newdt2l0.bit._NEWDAT17\r
+#define NEWDT2L0_NEWDAT18 _newdt2l0.bit._NEWDAT18\r
+#define NEWDT2L0_NEWDAT19 _newdt2l0.bit._NEWDAT19\r
+#define NEWDT2L0_NEWDAT20 _newdt2l0.bit._NEWDAT20\r
+#define NEWDT2L0_NEWDAT21 _newdt2l0.bit._NEWDAT21\r
+#define NEWDT2L0_NEWDAT22 _newdt2l0.bit._NEWDAT22\r
+#define NEWDT2L0_NEWDAT23 _newdt2l0.bit._NEWDAT23\r
+#define NEWDT2L0_NEWDAT24 _newdt2l0.bit._NEWDAT24\r
+__IO_EXTENDED NEWDT2H0STR _newdt2h0;  \r
+#define NEWDT2H0 _newdt2h0.byte\r
+#define NEWDT2H0_NEWDAT25 _newdt2h0.bit._NEWDAT25\r
+#define NEWDT2H0_NEWDAT26 _newdt2h0.bit._NEWDAT26\r
+#define NEWDT2H0_NEWDAT27 _newdt2h0.bit._NEWDAT27\r
+#define NEWDT2H0_NEWDAT28 _newdt2h0.bit._NEWDAT28\r
+#define NEWDT2H0_NEWDAT29 _newdt2h0.bit._NEWDAT29\r
+#define NEWDT2H0_NEWDAT30 _newdt2h0.bit._NEWDAT30\r
+#define NEWDT2H0_NEWDAT31 _newdt2h0.bit._NEWDAT31\r
+#define NEWDT2H0_NEWDAT32 _newdt2h0.bit._NEWDAT32\r
+__IO_EXTENDED INTPND0STR _intpnd0;  \r
+#define INTPND0 _intpnd0.lword\r
+#define INTPND0_INTPND1 _intpnd0.bit._INTPND1\r
+#define INTPND0_INTPND2 _intpnd0.bit._INTPND2\r
+#define INTPND0_INTPND3 _intpnd0.bit._INTPND3\r
+#define INTPND0_INTPND4 _intpnd0.bit._INTPND4\r
+#define INTPND0_INTPND5 _intpnd0.bit._INTPND5\r
+#define INTPND0_INTPND6 _intpnd0.bit._INTPND6\r
+#define INTPND0_INTPND7 _intpnd0.bit._INTPND7\r
+#define INTPND0_INTPND8 _intpnd0.bit._INTPND8\r
+#define INTPND0_INTPND9 _intpnd0.bit._INTPND9\r
+#define INTPND0_INTPND10 _intpnd0.bit._INTPND10\r
+#define INTPND0_INTPND11 _intpnd0.bit._INTPND11\r
+#define INTPND0_INTPND12 _intpnd0.bit._INTPND12\r
+#define INTPND0_INTPND13 _intpnd0.bit._INTPND13\r
+#define INTPND0_INTPND14 _intpnd0.bit._INTPND14\r
+#define INTPND0_INTPND15 _intpnd0.bit._INTPND15\r
+#define INTPND0_INTPND16 _intpnd0.bit._INTPND16\r
+#define INTPND0_INTPND17 _intpnd0.bit._INTPND17\r
+#define INTPND0_INTPND18 _intpnd0.bit._INTPND18\r
+#define INTPND0_INTPND19 _intpnd0.bit._INTPND19\r
+#define INTPND0_INTPND20 _intpnd0.bit._INTPND20\r
+#define INTPND0_INTPND21 _intpnd0.bit._INTPND21\r
+#define INTPND0_INTPND22 _intpnd0.bit._INTPND22\r
+#define INTPND0_INTPND23 _intpnd0.bit._INTPND23\r
+#define INTPND0_INTPND24 _intpnd0.bit._INTPND24\r
+#define INTPND0_INTPND25 _intpnd0.bit._INTPND25\r
+#define INTPND0_INTPND26 _intpnd0.bit._INTPND26\r
+#define INTPND0_INTPND27 _intpnd0.bit._INTPND27\r
+#define INTPND0_INTPND28 _intpnd0.bit._INTPND28\r
+#define INTPND0_INTPND29 _intpnd0.bit._INTPND29\r
+#define INTPND0_INTPND30 _intpnd0.bit._INTPND30\r
+#define INTPND0_INTPND31 _intpnd0.bit._INTPND31\r
+#define INTPND0_INTPND32 _intpnd0.bit._INTPND32\r
+#define INTPND0_INTPND _intpnd0.bitc._INTPND\r
+__IO_EXTENDED INTPND10STR _intpnd10;  \r
+#define INTPND10 _intpnd10.word\r
+#define INTPND10_INTPND1 _intpnd10.bit._INTPND1\r
+#define INTPND10_INTPND2 _intpnd10.bit._INTPND2\r
+#define INTPND10_INTPND3 _intpnd10.bit._INTPND3\r
+#define INTPND10_INTPND4 _intpnd10.bit._INTPND4\r
+#define INTPND10_INTPND5 _intpnd10.bit._INTPND5\r
+#define INTPND10_INTPND6 _intpnd10.bit._INTPND6\r
+#define INTPND10_INTPND7 _intpnd10.bit._INTPND7\r
+#define INTPND10_INTPND8 _intpnd10.bit._INTPND8\r
+#define INTPND10_INTPND9 _intpnd10.bit._INTPND9\r
+#define INTPND10_INTPND10 _intpnd10.bit._INTPND10\r
+#define INTPND10_INTPND11 _intpnd10.bit._INTPND11\r
+#define INTPND10_INTPND12 _intpnd10.bit._INTPND12\r
+#define INTPND10_INTPND13 _intpnd10.bit._INTPND13\r
+#define INTPND10_INTPND14 _intpnd10.bit._INTPND14\r
+#define INTPND10_INTPND15 _intpnd10.bit._INTPND15\r
+#define INTPND10_INTPND16 _intpnd10.bit._INTPND16\r
+__IO_EXTENDED INTPND1L0STR _intpnd1l0;  \r
+#define INTPND1L0 _intpnd1l0.byte\r
+#define INTPND1L0_INTPND1 _intpnd1l0.bit._INTPND1\r
+#define INTPND1L0_INTPND2 _intpnd1l0.bit._INTPND2\r
+#define INTPND1L0_INTPND3 _intpnd1l0.bit._INTPND3\r
+#define INTPND1L0_INTPND4 _intpnd1l0.bit._INTPND4\r
+#define INTPND1L0_INTPND5 _intpnd1l0.bit._INTPND5\r
+#define INTPND1L0_INTPND6 _intpnd1l0.bit._INTPND6\r
+#define INTPND1L0_INTPND7 _intpnd1l0.bit._INTPND7\r
+#define INTPND1L0_INTPND8 _intpnd1l0.bit._INTPND8\r
+__IO_EXTENDED INTPND1H0STR _intpnd1h0;  \r
+#define INTPND1H0 _intpnd1h0.byte\r
+#define INTPND1H0_INTPND9 _intpnd1h0.bit._INTPND9\r
+#define INTPND1H0_INTPND10 _intpnd1h0.bit._INTPND10\r
+#define INTPND1H0_INTPND11 _intpnd1h0.bit._INTPND11\r
+#define INTPND1H0_INTPND12 _intpnd1h0.bit._INTPND12\r
+#define INTPND1H0_INTPND13 _intpnd1h0.bit._INTPND13\r
+#define INTPND1H0_INTPND14 _intpnd1h0.bit._INTPND14\r
+#define INTPND1H0_INTPND15 _intpnd1h0.bit._INTPND15\r
+#define INTPND1H0_INTPND16 _intpnd1h0.bit._INTPND16\r
+__IO_EXTENDED INTPND20STR _intpnd20;  \r
+#define INTPND20 _intpnd20.word\r
+#define INTPND20_INTPND17 _intpnd20.bit._INTPND17\r
+#define INTPND20_INTPND18 _intpnd20.bit._INTPND18\r
+#define INTPND20_INTPND19 _intpnd20.bit._INTPND19\r
+#define INTPND20_INTPND20 _intpnd20.bit._INTPND20\r
+#define INTPND20_INTPND21 _intpnd20.bit._INTPND21\r
+#define INTPND20_INTPND22 _intpnd20.bit._INTPND22\r
+#define INTPND20_INTPND23 _intpnd20.bit._INTPND23\r
+#define INTPND20_INTPND24 _intpnd20.bit._INTPND24\r
+#define INTPND20_INTPND25 _intpnd20.bit._INTPND25\r
+#define INTPND20_INTPND26 _intpnd20.bit._INTPND26\r
+#define INTPND20_INTPND27 _intpnd20.bit._INTPND27\r
+#define INTPND20_INTPND28 _intpnd20.bit._INTPND28\r
+#define INTPND20_INTPND29 _intpnd20.bit._INTPND29\r
+#define INTPND20_INTPND30 _intpnd20.bit._INTPND30\r
+#define INTPND20_INTPND31 _intpnd20.bit._INTPND31\r
+#define INTPND20_INTPND32 _intpnd20.bit._INTPND32\r
+__IO_EXTENDED INTPND2L0STR _intpnd2l0;  \r
+#define INTPND2L0 _intpnd2l0.byte\r
+#define INTPND2L0_INTPND17 _intpnd2l0.bit._INTPND17\r
+#define INTPND2L0_INTPND18 _intpnd2l0.bit._INTPND18\r
+#define INTPND2L0_INTPND19 _intpnd2l0.bit._INTPND19\r
+#define INTPND2L0_INTPND20 _intpnd2l0.bit._INTPND20\r
+#define INTPND2L0_INTPND21 _intpnd2l0.bit._INTPND21\r
+#define INTPND2L0_INTPND22 _intpnd2l0.bit._INTPND22\r
+#define INTPND2L0_INTPND23 _intpnd2l0.bit._INTPND23\r
+#define INTPND2L0_INTPND24 _intpnd2l0.bit._INTPND24\r
+__IO_EXTENDED INTPND2H0STR _intpnd2h0;  \r
+#define INTPND2H0 _intpnd2h0.byte\r
+#define INTPND2H0_INTPND25 _intpnd2h0.bit._INTPND25\r
+#define INTPND2H0_INTPND26 _intpnd2h0.bit._INTPND26\r
+#define INTPND2H0_INTPND27 _intpnd2h0.bit._INTPND27\r
+#define INTPND2H0_INTPND28 _intpnd2h0.bit._INTPND28\r
+#define INTPND2H0_INTPND29 _intpnd2h0.bit._INTPND29\r
+#define INTPND2H0_INTPND30 _intpnd2h0.bit._INTPND30\r
+#define INTPND2H0_INTPND31 _intpnd2h0.bit._INTPND31\r
+#define INTPND2H0_INTPND32 _intpnd2h0.bit._INTPND32\r
+__IO_EXTENDED MSGVAL0STR _msgval0;  \r
+#define MSGVAL0 _msgval0.lword\r
+#define MSGVAL0_MSGVAL1 _msgval0.bit._MSGVAL1\r
+#define MSGVAL0_MSGVAL2 _msgval0.bit._MSGVAL2\r
+#define MSGVAL0_MSGVAL3 _msgval0.bit._MSGVAL3\r
+#define MSGVAL0_MSGVAL4 _msgval0.bit._MSGVAL4\r
+#define MSGVAL0_MSGVAL5 _msgval0.bit._MSGVAL5\r
+#define MSGVAL0_MSGVAL6 _msgval0.bit._MSGVAL6\r
+#define MSGVAL0_MSGVAL7 _msgval0.bit._MSGVAL7\r
+#define MSGVAL0_MSGVAL8 _msgval0.bit._MSGVAL8\r
+#define MSGVAL0_MSGVAL9 _msgval0.bit._MSGVAL9\r
+#define MSGVAL0_MSGVAL10 _msgval0.bit._MSGVAL10\r
+#define MSGVAL0_MSGVAL11 _msgval0.bit._MSGVAL11\r
+#define MSGVAL0_MSGVAL12 _msgval0.bit._MSGVAL12\r
+#define MSGVAL0_MSGVAL13 _msgval0.bit._MSGVAL13\r
+#define MSGVAL0_MSGVAL14 _msgval0.bit._MSGVAL14\r
+#define MSGVAL0_MSGVAL15 _msgval0.bit._MSGVAL15\r
+#define MSGVAL0_MSGVAL16 _msgval0.bit._MSGVAL16\r
+#define MSGVAL0_MSGVAL17 _msgval0.bit._MSGVAL17\r
+#define MSGVAL0_MSGVAL18 _msgval0.bit._MSGVAL18\r
+#define MSGVAL0_MSGVAL19 _msgval0.bit._MSGVAL19\r
+#define MSGVAL0_MSGVAL20 _msgval0.bit._MSGVAL20\r
+#define MSGVAL0_MSGVAL21 _msgval0.bit._MSGVAL21\r
+#define MSGVAL0_MSGVAL22 _msgval0.bit._MSGVAL22\r
+#define MSGVAL0_MSGVAL23 _msgval0.bit._MSGVAL23\r
+#define MSGVAL0_MSGVAL24 _msgval0.bit._MSGVAL24\r
+#define MSGVAL0_MSGVAL25 _msgval0.bit._MSGVAL25\r
+#define MSGVAL0_MSGVAL26 _msgval0.bit._MSGVAL26\r
+#define MSGVAL0_MSGVAL27 _msgval0.bit._MSGVAL27\r
+#define MSGVAL0_MSGVAL28 _msgval0.bit._MSGVAL28\r
+#define MSGVAL0_MSGVAL29 _msgval0.bit._MSGVAL29\r
+#define MSGVAL0_MSGVAL30 _msgval0.bit._MSGVAL30\r
+#define MSGVAL0_MSGVAL31 _msgval0.bit._MSGVAL31\r
+#define MSGVAL0_MSGVAL32 _msgval0.bit._MSGVAL32\r
+#define MSGVAL0_MSGVAL _msgval0.bitc._MSGVAL\r
+__IO_EXTENDED MSGVAL10STR _msgval10;  \r
+#define MSGVAL10 _msgval10.word\r
+#define MSGVAL10_MSGVAL1 _msgval10.bit._MSGVAL1\r
+#define MSGVAL10_MSGVAL2 _msgval10.bit._MSGVAL2\r
+#define MSGVAL10_MSGVAL3 _msgval10.bit._MSGVAL3\r
+#define MSGVAL10_MSGVAL4 _msgval10.bit._MSGVAL4\r
+#define MSGVAL10_MSGVAL5 _msgval10.bit._MSGVAL5\r
+#define MSGVAL10_MSGVAL6 _msgval10.bit._MSGVAL6\r
+#define MSGVAL10_MSGVAL7 _msgval10.bit._MSGVAL7\r
+#define MSGVAL10_MSGVAL8 _msgval10.bit._MSGVAL8\r
+#define MSGVAL10_MSGVAL9 _msgval10.bit._MSGVAL9\r
+#define MSGVAL10_MSGVAL10 _msgval10.bit._MSGVAL10\r
+#define MSGVAL10_MSGVAL11 _msgval10.bit._MSGVAL11\r
+#define MSGVAL10_MSGVAL12 _msgval10.bit._MSGVAL12\r
+#define MSGVAL10_MSGVAL13 _msgval10.bit._MSGVAL13\r
+#define MSGVAL10_MSGVAL14 _msgval10.bit._MSGVAL14\r
+#define MSGVAL10_MSGVAL15 _msgval10.bit._MSGVAL15\r
+#define MSGVAL10_MSGVAL16 _msgval10.bit._MSGVAL16\r
+__IO_EXTENDED MSGVAL1L0STR _msgval1l0;  \r
+#define MSGVAL1L0 _msgval1l0.byte\r
+#define MSGVAL1L0_MSGVAL1 _msgval1l0.bit._MSGVAL1\r
+#define MSGVAL1L0_MSGVAL2 _msgval1l0.bit._MSGVAL2\r
+#define MSGVAL1L0_MSGVAL3 _msgval1l0.bit._MSGVAL3\r
+#define MSGVAL1L0_MSGVAL4 _msgval1l0.bit._MSGVAL4\r
+#define MSGVAL1L0_MSGVAL5 _msgval1l0.bit._MSGVAL5\r
+#define MSGVAL1L0_MSGVAL6 _msgval1l0.bit._MSGVAL6\r
+#define MSGVAL1L0_MSGVAL7 _msgval1l0.bit._MSGVAL7\r
+#define MSGVAL1L0_MSGVAL8 _msgval1l0.bit._MSGVAL8\r
+__IO_EXTENDED MSGVAL1H0STR _msgval1h0;  \r
+#define MSGVAL1H0 _msgval1h0.byte\r
+#define MSGVAL1H0_MSGVAL9 _msgval1h0.bit._MSGVAL9\r
+#define MSGVAL1H0_MSGVAL10 _msgval1h0.bit._MSGVAL10\r
+#define MSGVAL1H0_MSGVAL11 _msgval1h0.bit._MSGVAL11\r
+#define MSGVAL1H0_MSGVAL12 _msgval1h0.bit._MSGVAL12\r
+#define MSGVAL1H0_MSGVAL13 _msgval1h0.bit._MSGVAL13\r
+#define MSGVAL1H0_MSGVAL14 _msgval1h0.bit._MSGVAL14\r
+#define MSGVAL1H0_MSGVAL15 _msgval1h0.bit._MSGVAL15\r
+#define MSGVAL1H0_MSGVAL16 _msgval1h0.bit._MSGVAL16\r
+__IO_EXTENDED MSGVAL20STR _msgval20;  \r
+#define MSGVAL20 _msgval20.word\r
+#define MSGVAL20_MSGVAL17 _msgval20.bit._MSGVAL17\r
+#define MSGVAL20_MSGVAL18 _msgval20.bit._MSGVAL18\r
+#define MSGVAL20_MSGVAL19 _msgval20.bit._MSGVAL19\r
+#define MSGVAL20_MSGVAL20 _msgval20.bit._MSGVAL20\r
+#define MSGVAL20_MSGVAL21 _msgval20.bit._MSGVAL21\r
+#define MSGVAL20_MSGVAL22 _msgval20.bit._MSGVAL22\r
+#define MSGVAL20_MSGVAL23 _msgval20.bit._MSGVAL23\r
+#define MSGVAL20_MSGVAL24 _msgval20.bit._MSGVAL24\r
+#define MSGVAL20_MSGVAL25 _msgval20.bit._MSGVAL25\r
+#define MSGVAL20_MSGVAL26 _msgval20.bit._MSGVAL26\r
+#define MSGVAL20_MSGVAL27 _msgval20.bit._MSGVAL27\r
+#define MSGVAL20_MSGVAL28 _msgval20.bit._MSGVAL28\r
+#define MSGVAL20_MSGVAL29 _msgval20.bit._MSGVAL29\r
+#define MSGVAL20_MSGVAL30 _msgval20.bit._MSGVAL30\r
+#define MSGVAL20_MSGVAL31 _msgval20.bit._MSGVAL31\r
+#define MSGVAL20_MSGVAL32 _msgval20.bit._MSGVAL32\r
+__IO_EXTENDED MSGVAL2L0STR _msgval2l0;  \r
+#define MSGVAL2L0 _msgval2l0.byte\r
+#define MSGVAL2L0_MSGVAL17 _msgval2l0.bit._MSGVAL17\r
+#define MSGVAL2L0_MSGVAL18 _msgval2l0.bit._MSGVAL18\r
+#define MSGVAL2L0_MSGVAL19 _msgval2l0.bit._MSGVAL19\r
+#define MSGVAL2L0_MSGVAL20 _msgval2l0.bit._MSGVAL20\r
+#define MSGVAL2L0_MSGVAL21 _msgval2l0.bit._MSGVAL21\r
+#define MSGVAL2L0_MSGVAL22 _msgval2l0.bit._MSGVAL22\r
+#define MSGVAL2L0_MSGVAL23 _msgval2l0.bit._MSGVAL23\r
+#define MSGVAL2L0_MSGVAL24 _msgval2l0.bit._MSGVAL24\r
+__IO_EXTENDED MSGVAL2H0STR _msgval2h0;  \r
+#define MSGVAL2H0 _msgval2h0.byte\r
+#define MSGVAL2H0_MSGVAL25 _msgval2h0.bit._MSGVAL25\r
+#define MSGVAL2H0_MSGVAL26 _msgval2h0.bit._MSGVAL26\r
+#define MSGVAL2H0_MSGVAL27 _msgval2h0.bit._MSGVAL27\r
+#define MSGVAL2H0_MSGVAL28 _msgval2h0.bit._MSGVAL28\r
+#define MSGVAL2H0_MSGVAL29 _msgval2h0.bit._MSGVAL29\r
+#define MSGVAL2H0_MSGVAL30 _msgval2h0.bit._MSGVAL30\r
+#define MSGVAL2H0_MSGVAL31 _msgval2h0.bit._MSGVAL31\r
+#define MSGVAL2H0_MSGVAL32 _msgval2h0.bit._MSGVAL32\r
+__IO_EXTENDED COER0STR _coer0;  \r
+#define COER0 _coer0.byte\r
+#define COER0_OE _coer0.bit._OE\r
+__IO_EXTENDED CTRLR1STR _ctrlr1;  \r
+#define CTRLR1 _ctrlr1.word\r
+#define CTRLR1_INIT _ctrlr1.bit._INIT\r
+#define CTRLR1_IE _ctrlr1.bit._IE\r
+#define CTRLR1_SIE _ctrlr1.bit._SIE\r
+#define CTRLR1_EIE _ctrlr1.bit._EIE\r
+#define CTRLR1_DAR _ctrlr1.bit._DAR\r
+#define CTRLR1_CCE _ctrlr1.bit._CCE\r
+#define CTRLR1_TEST _ctrlr1.bit._TEST\r
+__IO_EXTENDED CTRLRL1STR _ctrlrl1;  \r
+#define CTRLRL1 _ctrlrl1.byte\r
+#define CTRLRL1_INIT _ctrlrl1.bit._INIT\r
+#define CTRLRL1_IE _ctrlrl1.bit._IE\r
+#define CTRLRL1_SIE _ctrlrl1.bit._SIE\r
+#define CTRLRL1_EIE _ctrlrl1.bit._EIE\r
+#define CTRLRL1_DAR _ctrlrl1.bit._DAR\r
+#define CTRLRL1_CCE _ctrlrl1.bit._CCE\r
+#define CTRLRL1_TEST _ctrlrl1.bit._TEST\r
+__IO_EXTENDED CTRLRH1STR _ctrlrh1;  \r
+#define CTRLRH1 _ctrlrh1.byte\r
+__IO_EXTENDED STATR1STR _statr1;  \r
+#define STATR1 _statr1.word\r
+#define STATR1_LEC0 _statr1.bit._LEC0\r
+#define STATR1_LEC1 _statr1.bit._LEC1\r
+#define STATR1_LEC2 _statr1.bit._LEC2\r
+#define STATR1_TXOK _statr1.bit._TXOK\r
+#define STATR1_RXOK _statr1.bit._RXOK\r
+#define STATR1_EPASS _statr1.bit._EPASS\r
+#define STATR1_EWARN _statr1.bit._EWARN\r
+#define STATR1_BOFF _statr1.bit._BOFF\r
+#define STATR1_LEC _statr1.bitc._LEC\r
+__IO_EXTENDED STATRL1STR _statrl1;  \r
+#define STATRL1 _statrl1.byte\r
+#define STATRL1_LEC0 _statrl1.bit._LEC0\r
+#define STATRL1_LEC1 _statrl1.bit._LEC1\r
+#define STATRL1_LEC2 _statrl1.bit._LEC2\r
+#define STATRL1_TXOK _statrl1.bit._TXOK\r
+#define STATRL1_RXOK _statrl1.bit._RXOK\r
+#define STATRL1_EPASS _statrl1.bit._EPASS\r
+#define STATRL1_EWARN _statrl1.bit._EWARN\r
+#define STATRL1_BOFF _statrl1.bit._BOFF\r
+#define STATRL1_LEC _statrl1.bitc._LEC\r
+__IO_EXTENDED STATRH1STR _statrh1;  \r
+#define STATRH1 _statrh1.byte\r
+__IO_EXTENDED ERRCNT1STR _errcnt1;  \r
+#define ERRCNT1 _errcnt1.word\r
+#define ERRCNT1_TEC0 _errcnt1.bit._TEC0\r
+#define ERRCNT1_TEC1 _errcnt1.bit._TEC1\r
+#define ERRCNT1_TEC2 _errcnt1.bit._TEC2\r
+#define ERRCNT1_TEC3 _errcnt1.bit._TEC3\r
+#define ERRCNT1_TEC4 _errcnt1.bit._TEC4\r
+#define ERRCNT1_TEC5 _errcnt1.bit._TEC5\r
+#define ERRCNT1_TEC6 _errcnt1.bit._TEC6\r
+#define ERRCNT1_TEC7 _errcnt1.bit._TEC7\r
+#define ERRCNT1_REC0 _errcnt1.bit._REC0\r
+#define ERRCNT1_REC1 _errcnt1.bit._REC1\r
+#define ERRCNT1_REC2 _errcnt1.bit._REC2\r
+#define ERRCNT1_REC3 _errcnt1.bit._REC3\r
+#define ERRCNT1_REC4 _errcnt1.bit._REC4\r
+#define ERRCNT1_REC5 _errcnt1.bit._REC5\r
+#define ERRCNT1_REC6 _errcnt1.bit._REC6\r
+#define ERRCNT1_RP _errcnt1.bit._RP\r
+#define ERRCNT1_TEC _errcnt1.bitc._TEC\r
+#define ERRCNT1_REC _errcnt1.bitc._REC\r
+__IO_EXTENDED ERRCNTL1STR _errcntl1;  \r
+#define ERRCNTL1 _errcntl1.byte\r
+#define ERRCNTL1_TEC0 _errcntl1.bit._TEC0\r
+#define ERRCNTL1_TEC1 _errcntl1.bit._TEC1\r
+#define ERRCNTL1_TEC2 _errcntl1.bit._TEC2\r
+#define ERRCNTL1_TEC3 _errcntl1.bit._TEC3\r
+#define ERRCNTL1_TEC4 _errcntl1.bit._TEC4\r
+#define ERRCNTL1_TEC5 _errcntl1.bit._TEC5\r
+#define ERRCNTL1_TEC6 _errcntl1.bit._TEC6\r
+#define ERRCNTL1_TEC7 _errcntl1.bit._TEC7\r
+#define ERRCNTL1_TEC _errcntl1.bitc._TEC\r
+__IO_EXTENDED ERRCNTH1STR _errcnth1;  \r
+#define ERRCNTH1 _errcnth1.byte\r
+#define ERRCNTH1_REC0 _errcnth1.bit._REC0\r
+#define ERRCNTH1_REC1 _errcnth1.bit._REC1\r
+#define ERRCNTH1_REC2 _errcnth1.bit._REC2\r
+#define ERRCNTH1_REC3 _errcnth1.bit._REC3\r
+#define ERRCNTH1_REC4 _errcnth1.bit._REC4\r
+#define ERRCNTH1_REC5 _errcnth1.bit._REC5\r
+#define ERRCNTH1_REC6 _errcnth1.bit._REC6\r
+#define ERRCNTH1_RP _errcnth1.bit._RP\r
+#define ERRCNTH1_REC _errcnth1.bitc._REC\r
+__IO_EXTENDED BTR1STR _btr1;  \r
+#define BTR1 _btr1.word\r
+#define BTR1_BRP0 _btr1.bit._BRP0\r
+#define BTR1_BRP1 _btr1.bit._BRP1\r
+#define BTR1_BRP2 _btr1.bit._BRP2\r
+#define BTR1_BRP3 _btr1.bit._BRP3\r
+#define BTR1_BRP4 _btr1.bit._BRP4\r
+#define BTR1_BRP5 _btr1.bit._BRP5\r
+#define BTR1_SJW0 _btr1.bit._SJW0\r
+#define BTR1_SJW1 _btr1.bit._SJW1\r
+#define BTR1_TSEG10 _btr1.bit._TSEG10\r
+#define BTR1_TSEG11 _btr1.bit._TSEG11\r
+#define BTR1_TSEG12 _btr1.bit._TSEG12\r
+#define BTR1_TSEG13 _btr1.bit._TSEG13\r
+#define BTR1_TSEG20 _btr1.bit._TSEG20\r
+#define BTR1_TSEG21 _btr1.bit._TSEG21\r
+#define BTR1_TSEG22 _btr1.bit._TSEG22\r
+#define BTR1_BRP _btr1.bitc._BRP\r
+#define BTR1_SJW _btr1.bitc._SJW\r
+#define BTR1_TSEG1 _btr1.bitc._TSEG1\r
+#define BTR1_TSEG2 _btr1.bitc._TSEG2\r
+__IO_EXTENDED BTRL1STR _btrl1;  \r
+#define BTRL1 _btrl1.byte\r
+#define BTRL1_BRP0 _btrl1.bit._BRP0\r
+#define BTRL1_BRP1 _btrl1.bit._BRP1\r
+#define BTRL1_BRP2 _btrl1.bit._BRP2\r
+#define BTRL1_BRP3 _btrl1.bit._BRP3\r
+#define BTRL1_BRP4 _btrl1.bit._BRP4\r
+#define BTRL1_BRP5 _btrl1.bit._BRP5\r
+#define BTRL1_SJW0 _btrl1.bit._SJW0\r
+#define BTRL1_SJW1 _btrl1.bit._SJW1\r
+#define BTRL1_BRP _btrl1.bitc._BRP\r
+#define BTRL1_SJW _btrl1.bitc._SJW\r
+__IO_EXTENDED BTRH1STR _btrh1;  \r
+#define BTRH1 _btrh1.byte\r
+#define BTRH1_TSEG10 _btrh1.bit._TSEG10\r
+#define BTRH1_TSEG11 _btrh1.bit._TSEG11\r
+#define BTRH1_TSEG12 _btrh1.bit._TSEG12\r
+#define BTRH1_TSEG13 _btrh1.bit._TSEG13\r
+#define BTRH1_TSEG20 _btrh1.bit._TSEG20\r
+#define BTRH1_TSEG21 _btrh1.bit._TSEG21\r
+#define BTRH1_TSEG22 _btrh1.bit._TSEG22\r
+#define BTRH1_TSEG1 _btrh1.bitc._TSEG1\r
+#define BTRH1_TSEG2 _btrh1.bitc._TSEG2\r
+__IO_EXTENDED INTR1STR _intr1;  \r
+#define INTR1 _intr1.word\r
+#define INTR1_INTID0 _intr1.bit._INTID0\r
+#define INTR1_INTID1 _intr1.bit._INTID1\r
+#define INTR1_INTID2 _intr1.bit._INTID2\r
+#define INTR1_INTID3 _intr1.bit._INTID3\r
+#define INTR1_INTID4 _intr1.bit._INTID4\r
+#define INTR1_INTID5 _intr1.bit._INTID5\r
+#define INTR1_INTID6 _intr1.bit._INTID6\r
+#define INTR1_INTID7 _intr1.bit._INTID7\r
+#define INTR1_INTID8 _intr1.bit._INTID8\r
+#define INTR1_INTID9 _intr1.bit._INTID9\r
+#define INTR1_INTID10 _intr1.bit._INTID10\r
+#define INTR1_INTID11 _intr1.bit._INTID11\r
+#define INTR1_INTID12 _intr1.bit._INTID12\r
+#define INTR1_INTID13 _intr1.bit._INTID13\r
+#define INTR1_INTID14 _intr1.bit._INTID14\r
+#define INTR1_INTID15 _intr1.bit._INTID15\r
+#define INTR1_INTID _intr1.bitc._INTID\r
+__IO_EXTENDED INTRL1STR _intrl1;  \r
+#define INTRL1 _intrl1.byte\r
+#define INTRL1_INTID0 _intrl1.bit._INTID0\r
+#define INTRL1_INTID1 _intrl1.bit._INTID1\r
+#define INTRL1_INTID2 _intrl1.bit._INTID2\r
+#define INTRL1_INTID3 _intrl1.bit._INTID3\r
+#define INTRL1_INTID4 _intrl1.bit._INTID4\r
+#define INTRL1_INTID5 _intrl1.bit._INTID5\r
+#define INTRL1_INTID6 _intrl1.bit._INTID6\r
+#define INTRL1_INTID7 _intrl1.bit._INTID7\r
+__IO_EXTENDED INTRH1STR _intrh1;  \r
+#define INTRH1 _intrh1.byte\r
+#define INTRH1_INTID8 _intrh1.bit._INTID8\r
+#define INTRH1_INTID9 _intrh1.bit._INTID9\r
+#define INTRH1_INTID10 _intrh1.bit._INTID10\r
+#define INTRH1_INTID11 _intrh1.bit._INTID11\r
+#define INTRH1_INTID12 _intrh1.bit._INTID12\r
+#define INTRH1_INTID13 _intrh1.bit._INTID13\r
+#define INTRH1_INTID14 _intrh1.bit._INTID14\r
+#define INTRH1_INTID15 _intrh1.bit._INTID15\r
+__IO_EXTENDED TESTR1STR _testr1;  \r
+#define TESTR1 _testr1.word\r
+#define TESTR1_BASIC _testr1.bit._BASIC\r
+#define TESTR1_SILENT _testr1.bit._SILENT\r
+#define TESTR1_LBACK _testr1.bit._LBACK\r
+#define TESTR1_TX0 _testr1.bit._TX0\r
+#define TESTR1_TX1 _testr1.bit._TX1\r
+#define TESTR1_RX _testr1.bit._RX\r
+__IO_EXTENDED TESTRL1STR _testrl1;  \r
+#define TESTRL1 _testrl1.byte\r
+#define TESTRL1_BASIC _testrl1.bit._BASIC\r
+#define TESTRL1_SILENT _testrl1.bit._SILENT\r
+#define TESTRL1_LBACK _testrl1.bit._LBACK\r
+#define TESTRL1_TX0 _testrl1.bit._TX0\r
+#define TESTRL1_TX1 _testrl1.bit._TX1\r
+#define TESTRL1_RX _testrl1.bit._RX\r
+__IO_EXTENDED TESTRH1STR _testrh1;  \r
+#define TESTRH1 _testrh1.byte\r
+__IO_EXTENDED BRPER1STR _brper1;  \r
+#define BRPER1 _brper1.word\r
+#define BRPER1_BRPE0 _brper1.bit._BRPE0\r
+#define BRPER1_BRPE1 _brper1.bit._BRPE1\r
+#define BRPER1_BRPE2 _brper1.bit._BRPE2\r
+#define BRPER1_BRPE3 _brper1.bit._BRPE3\r
+#define BRPER1_BRPE _brper1.bitc._BRPE\r
+__IO_EXTENDED BRPERL1STR _brperl1;  \r
+#define BRPERL1 _brperl1.byte\r
+#define BRPERL1_BRPE0 _brperl1.bit._BRPE0\r
+#define BRPERL1_BRPE1 _brperl1.bit._BRPE1\r
+#define BRPERL1_BRPE2 _brperl1.bit._BRPE2\r
+#define BRPERL1_BRPE3 _brperl1.bit._BRPE3\r
+#define BRPERL1_BRPE _brperl1.bitc._BRPE\r
+__IO_EXTENDED BRPERH1STR _brperh1;  \r
+#define BRPERH1 _brperh1.byte\r
+__IO_EXTENDED IF1CREQ1STR _if1creq1;  \r
+#define IF1CREQ1 _if1creq1.word\r
+#define IF1CREQ1_MSGN0 _if1creq1.bit._MSGN0\r
+#define IF1CREQ1_MSGN1 _if1creq1.bit._MSGN1\r
+#define IF1CREQ1_MSGN2 _if1creq1.bit._MSGN2\r
+#define IF1CREQ1_MSGN3 _if1creq1.bit._MSGN3\r
+#define IF1CREQ1_MSGN4 _if1creq1.bit._MSGN4\r
+#define IF1CREQ1_MSGN5 _if1creq1.bit._MSGN5\r
+#define IF1CREQ1_MSGN6 _if1creq1.bit._MSGN6\r
+#define IF1CREQ1_MSGN7 _if1creq1.bit._MSGN7\r
+#define IF1CREQ1_BUSY _if1creq1.bit._BUSY\r
+__IO_EXTENDED IF1CREQL1STR _if1creql1;  \r
+#define IF1CREQL1 _if1creql1.byte\r
+#define IF1CREQL1_MSGN0 _if1creql1.bit._MSGN0\r
+#define IF1CREQL1_MSGN1 _if1creql1.bit._MSGN1\r
+#define IF1CREQL1_MSGN2 _if1creql1.bit._MSGN2\r
+#define IF1CREQL1_MSGN3 _if1creql1.bit._MSGN3\r
+#define IF1CREQL1_MSGN4 _if1creql1.bit._MSGN4\r
+#define IF1CREQL1_MSGN5 _if1creql1.bit._MSGN5\r
+#define IF1CREQL1_MSGN6 _if1creql1.bit._MSGN6\r
+#define IF1CREQL1_MSGN7 _if1creql1.bit._MSGN7\r
+__IO_EXTENDED IF1CREQH1STR _if1creqh1;  \r
+#define IF1CREQH1 _if1creqh1.byte\r
+#define IF1CREQH1_BUSY _if1creqh1.bit._BUSY\r
+__IO_EXTENDED IF1CMSK1STR _if1cmsk1;  \r
+#define IF1CMSK1 _if1cmsk1.word\r
+#define IF1CMSK1_DATAB _if1cmsk1.bit._DATAB\r
+#define IF1CMSK1_DATAA _if1cmsk1.bit._DATAA\r
+#define IF1CMSK1_TXREQ _if1cmsk1.bit._TXREQ\r
+#define IF1CMSK1_CIP _if1cmsk1.bit._CIP\r
+#define IF1CMSK1_CONTROL _if1cmsk1.bit._CONTROL\r
+#define IF1CMSK1_ARB _if1cmsk1.bit._ARB\r
+#define IF1CMSK1_MASK _if1cmsk1.bit._MASK\r
+#define IF1CMSK1_WRRD _if1cmsk1.bit._WRRD\r
+__IO_EXTENDED IF1CMSKL1STR _if1cmskl1;  \r
+#define IF1CMSKL1 _if1cmskl1.byte\r
+#define IF1CMSKL1_DATAB _if1cmskl1.bit._DATAB\r
+#define IF1CMSKL1_DATAA _if1cmskl1.bit._DATAA\r
+#define IF1CMSKL1_TXREQ _if1cmskl1.bit._TXREQ\r
+#define IF1CMSKL1_CIP _if1cmskl1.bit._CIP\r
+#define IF1CMSKL1_CONTROL _if1cmskl1.bit._CONTROL\r
+#define IF1CMSKL1_ARB _if1cmskl1.bit._ARB\r
+#define IF1CMSKL1_MASK _if1cmskl1.bit._MASK\r
+#define IF1CMSKL1_WRRD _if1cmskl1.bit._WRRD\r
+__IO_EXTENDED IF1CMSKH1STR _if1cmskh1;  \r
+#define IF1CMSKH1 _if1cmskh1.byte\r
+__IO_EXTENDED IF1MSK1STR _if1msk1;  \r
+#define IF1MSK1 _if1msk1.lword\r
+#define IF1MSK1_MSK0 _if1msk1.bit._MSK0\r
+#define IF1MSK1_MSK1 _if1msk1.bit._MSK1\r
+#define IF1MSK1_MSK2 _if1msk1.bit._MSK2\r
+#define IF1MSK1_MSK3 _if1msk1.bit._MSK3\r
+#define IF1MSK1_MSK4 _if1msk1.bit._MSK4\r
+#define IF1MSK1_MSK5 _if1msk1.bit._MSK5\r
+#define IF1MSK1_MSK6 _if1msk1.bit._MSK6\r
+#define IF1MSK1_MSK7 _if1msk1.bit._MSK7\r
+#define IF1MSK1_MSK8 _if1msk1.bit._MSK8\r
+#define IF1MSK1_MSK9 _if1msk1.bit._MSK9\r
+#define IF1MSK1_MSK10 _if1msk1.bit._MSK10\r
+#define IF1MSK1_MSK11 _if1msk1.bit._MSK11\r
+#define IF1MSK1_MSK12 _if1msk1.bit._MSK12\r
+#define IF1MSK1_MSK13 _if1msk1.bit._MSK13\r
+#define IF1MSK1_MSK14 _if1msk1.bit._MSK14\r
+#define IF1MSK1_MSK15 _if1msk1.bit._MSK15\r
+#define IF1MSK1_MSK16 _if1msk1.bit._MSK16\r
+#define IF1MSK1_MSK17 _if1msk1.bit._MSK17\r
+#define IF1MSK1_MSK18 _if1msk1.bit._MSK18\r
+#define IF1MSK1_MSK19 _if1msk1.bit._MSK19\r
+#define IF1MSK1_MSK20 _if1msk1.bit._MSK20\r
+#define IF1MSK1_MSK21 _if1msk1.bit._MSK21\r
+#define IF1MSK1_MSK22 _if1msk1.bit._MSK22\r
+#define IF1MSK1_MSK23 _if1msk1.bit._MSK23\r
+#define IF1MSK1_MSK24 _if1msk1.bit._MSK24\r
+#define IF1MSK1_MSK25 _if1msk1.bit._MSK25\r
+#define IF1MSK1_MSK26 _if1msk1.bit._MSK26\r
+#define IF1MSK1_MSK27 _if1msk1.bit._MSK27\r
+#define IF1MSK1_MSK28 _if1msk1.bit._MSK28\r
+#define IF1MSK1_MDIR _if1msk1.bit._MDIR\r
+#define IF1MSK1_MXTD _if1msk1.bit._MXTD\r
+#define IF1MSK1_MSK _if1msk1.bitc._MSK\r
+__IO_EXTENDED IF1MSK11STR _if1msk11;  \r
+#define IF1MSK11 _if1msk11.word\r
+#define IF1MSK11_MSK0 _if1msk11.bit._MSK0\r
+#define IF1MSK11_MSK1 _if1msk11.bit._MSK1\r
+#define IF1MSK11_MSK2 _if1msk11.bit._MSK2\r
+#define IF1MSK11_MSK3 _if1msk11.bit._MSK3\r
+#define IF1MSK11_MSK4 _if1msk11.bit._MSK4\r
+#define IF1MSK11_MSK5 _if1msk11.bit._MSK5\r
+#define IF1MSK11_MSK6 _if1msk11.bit._MSK6\r
+#define IF1MSK11_MSK7 _if1msk11.bit._MSK7\r
+#define IF1MSK11_MSK8 _if1msk11.bit._MSK8\r
+#define IF1MSK11_MSK9 _if1msk11.bit._MSK9\r
+#define IF1MSK11_MSK10 _if1msk11.bit._MSK10\r
+#define IF1MSK11_MSK11 _if1msk11.bit._MSK11\r
+#define IF1MSK11_MSK12 _if1msk11.bit._MSK12\r
+#define IF1MSK11_MSK13 _if1msk11.bit._MSK13\r
+#define IF1MSK11_MSK14 _if1msk11.bit._MSK14\r
+#define IF1MSK11_MSK15 _if1msk11.bit._MSK15\r
+__IO_EXTENDED IF1MSK1L1STR _if1msk1l1;  \r
+#define IF1MSK1L1 _if1msk1l1.byte\r
+#define IF1MSK1L1_MSK0 _if1msk1l1.bit._MSK0\r
+#define IF1MSK1L1_MSK1 _if1msk1l1.bit._MSK1\r
+#define IF1MSK1L1_MSK2 _if1msk1l1.bit._MSK2\r
+#define IF1MSK1L1_MSK3 _if1msk1l1.bit._MSK3\r
+#define IF1MSK1L1_MSK4 _if1msk1l1.bit._MSK4\r
+#define IF1MSK1L1_MSK5 _if1msk1l1.bit._MSK5\r
+#define IF1MSK1L1_MSK6 _if1msk1l1.bit._MSK6\r
+#define IF1MSK1L1_MSK7 _if1msk1l1.bit._MSK7\r
+__IO_EXTENDED IF1MSK1H1STR _if1msk1h1;  \r
+#define IF1MSK1H1 _if1msk1h1.byte\r
+#define IF1MSK1H1_MSK8 _if1msk1h1.bit._MSK8\r
+#define IF1MSK1H1_MSK9 _if1msk1h1.bit._MSK9\r
+#define IF1MSK1H1_MSK10 _if1msk1h1.bit._MSK10\r
+#define IF1MSK1H1_MSK11 _if1msk1h1.bit._MSK11\r
+#define IF1MSK1H1_MSK12 _if1msk1h1.bit._MSK12\r
+#define IF1MSK1H1_MSK13 _if1msk1h1.bit._MSK13\r
+#define IF1MSK1H1_MSK14 _if1msk1h1.bit._MSK14\r
+#define IF1MSK1H1_MSK15 _if1msk1h1.bit._MSK15\r
+__IO_EXTENDED IF1MSK21STR _if1msk21;  \r
+#define IF1MSK21 _if1msk21.word\r
+#define IF1MSK21_MSK16 _if1msk21.bit._MSK16\r
+#define IF1MSK21_MSK17 _if1msk21.bit._MSK17\r
+#define IF1MSK21_MSK18 _if1msk21.bit._MSK18\r
+#define IF1MSK21_MSK19 _if1msk21.bit._MSK19\r
+#define IF1MSK21_MSK20 _if1msk21.bit._MSK20\r
+#define IF1MSK21_MSK21 _if1msk21.bit._MSK21\r
+#define IF1MSK21_MSK22 _if1msk21.bit._MSK22\r
+#define IF1MSK21_MSK23 _if1msk21.bit._MSK23\r
+#define IF1MSK21_MSK24 _if1msk21.bit._MSK24\r
+#define IF1MSK21_MSK25 _if1msk21.bit._MSK25\r
+#define IF1MSK21_MSK26 _if1msk21.bit._MSK26\r
+#define IF1MSK21_MSK27 _if1msk21.bit._MSK27\r
+#define IF1MSK21_MSK28 _if1msk21.bit._MSK28\r
+#define IF1MSK21_MDIR _if1msk21.bit._MDIR\r
+#define IF1MSK21_MXTD _if1msk21.bit._MXTD\r
+__IO_EXTENDED IF1MSK2L1STR _if1msk2l1;  \r
+#define IF1MSK2L1 _if1msk2l1.byte\r
+#define IF1MSK2L1_MSK16 _if1msk2l1.bit._MSK16\r
+#define IF1MSK2L1_MSK17 _if1msk2l1.bit._MSK17\r
+#define IF1MSK2L1_MSK18 _if1msk2l1.bit._MSK18\r
+#define IF1MSK2L1_MSK19 _if1msk2l1.bit._MSK19\r
+#define IF1MSK2L1_MSK20 _if1msk2l1.bit._MSK20\r
+#define IF1MSK2L1_MSK21 _if1msk2l1.bit._MSK21\r
+#define IF1MSK2L1_MSK22 _if1msk2l1.bit._MSK22\r
+#define IF1MSK2L1_MSK23 _if1msk2l1.bit._MSK23\r
+__IO_EXTENDED IF1MSK2H1STR _if1msk2h1;  \r
+#define IF1MSK2H1 _if1msk2h1.byte\r
+#define IF1MSK2H1_MSK24 _if1msk2h1.bit._MSK24\r
+#define IF1MSK2H1_MSK25 _if1msk2h1.bit._MSK25\r
+#define IF1MSK2H1_MSK26 _if1msk2h1.bit._MSK26\r
+#define IF1MSK2H1_MSK27 _if1msk2h1.bit._MSK27\r
+#define IF1MSK2H1_MSK28 _if1msk2h1.bit._MSK28\r
+#define IF1MSK2H1_MDIR _if1msk2h1.bit._MDIR\r
+#define IF1MSK2H1_MXTD _if1msk2h1.bit._MXTD\r
+__IO_EXTENDED IF1ARB1STR _if1arb1;  \r
+#define IF1ARB1 _if1arb1.lword\r
+#define IF1ARB1_ID0 _if1arb1.bit._ID0\r
+#define IF1ARB1_ID1 _if1arb1.bit._ID1\r
+#define IF1ARB1_ID2 _if1arb1.bit._ID2\r
+#define IF1ARB1_ID3 _if1arb1.bit._ID3\r
+#define IF1ARB1_ID4 _if1arb1.bit._ID4\r
+#define IF1ARB1_ID5 _if1arb1.bit._ID5\r
+#define IF1ARB1_ID6 _if1arb1.bit._ID6\r
+#define IF1ARB1_ID7 _if1arb1.bit._ID7\r
+#define IF1ARB1_ID8 _if1arb1.bit._ID8\r
+#define IF1ARB1_ID9 _if1arb1.bit._ID9\r
+#define IF1ARB1_ID10 _if1arb1.bit._ID10\r
+#define IF1ARB1_ID11 _if1arb1.bit._ID11\r
+#define IF1ARB1_ID12 _if1arb1.bit._ID12\r
+#define IF1ARB1_ID13 _if1arb1.bit._ID13\r
+#define IF1ARB1_ID14 _if1arb1.bit._ID14\r
+#define IF1ARB1_ID15 _if1arb1.bit._ID15\r
+#define IF1ARB1_ID16 _if1arb1.bit._ID16\r
+#define IF1ARB1_ID17 _if1arb1.bit._ID17\r
+#define IF1ARB1_ID18 _if1arb1.bit._ID18\r
+#define IF1ARB1_ID19 _if1arb1.bit._ID19\r
+#define IF1ARB1_ID20 _if1arb1.bit._ID20\r
+#define IF1ARB1_ID21 _if1arb1.bit._ID21\r
+#define IF1ARB1_ID22 _if1arb1.bit._ID22\r
+#define IF1ARB1_ID23 _if1arb1.bit._ID23\r
+#define IF1ARB1_ID24 _if1arb1.bit._ID24\r
+#define IF1ARB1_ID25 _if1arb1.bit._ID25\r
+#define IF1ARB1_ID26 _if1arb1.bit._ID26\r
+#define IF1ARB1_ID27 _if1arb1.bit._ID27\r
+#define IF1ARB1_ID28 _if1arb1.bit._ID28\r
+#define IF1ARB1_DIR _if1arb1.bit._DIR\r
+#define IF1ARB1_XTD _if1arb1.bit._XTD\r
+#define IF1ARB1_MSGVAL _if1arb1.bit._MSGVAL\r
+#define IF1ARB1_ID _if1arb1.bitc._ID\r
+__IO_EXTENDED IF1ARB11STR _if1arb11;  \r
+#define IF1ARB11 _if1arb11.word\r
+#define IF1ARB11_ID0 _if1arb11.bit._ID0\r
+#define IF1ARB11_ID1 _if1arb11.bit._ID1\r
+#define IF1ARB11_ID2 _if1arb11.bit._ID2\r
+#define IF1ARB11_ID3 _if1arb11.bit._ID3\r
+#define IF1ARB11_ID4 _if1arb11.bit._ID4\r
+#define IF1ARB11_ID5 _if1arb11.bit._ID5\r
+#define IF1ARB11_ID6 _if1arb11.bit._ID6\r
+#define IF1ARB11_ID7 _if1arb11.bit._ID7\r
+#define IF1ARB11_ID8 _if1arb11.bit._ID8\r
+#define IF1ARB11_ID9 _if1arb11.bit._ID9\r
+#define IF1ARB11_ID10 _if1arb11.bit._ID10\r
+#define IF1ARB11_ID11 _if1arb11.bit._ID11\r
+#define IF1ARB11_ID12 _if1arb11.bit._ID12\r
+#define IF1ARB11_ID13 _if1arb11.bit._ID13\r
+#define IF1ARB11_ID14 _if1arb11.bit._ID14\r
+#define IF1ARB11_ID15 _if1arb11.bit._ID15\r
+__IO_EXTENDED IF1ARB1L1STR _if1arb1l1;  \r
+#define IF1ARB1L1 _if1arb1l1.byte\r
+#define IF1ARB1L1_ID0 _if1arb1l1.bit._ID0\r
+#define IF1ARB1L1_ID1 _if1arb1l1.bit._ID1\r
+#define IF1ARB1L1_ID2 _if1arb1l1.bit._ID2\r
+#define IF1ARB1L1_ID3 _if1arb1l1.bit._ID3\r
+#define IF1ARB1L1_ID4 _if1arb1l1.bit._ID4\r
+#define IF1ARB1L1_ID5 _if1arb1l1.bit._ID5\r
+#define IF1ARB1L1_ID6 _if1arb1l1.bit._ID6\r
+#define IF1ARB1L1_ID7 _if1arb1l1.bit._ID7\r
+__IO_EXTENDED IF1ARB1H1STR _if1arb1h1;  \r
+#define IF1ARB1H1 _if1arb1h1.byte\r
+#define IF1ARB1H1_ID8 _if1arb1h1.bit._ID8\r
+#define IF1ARB1H1_ID9 _if1arb1h1.bit._ID9\r
+#define IF1ARB1H1_ID10 _if1arb1h1.bit._ID10\r
+#define IF1ARB1H1_ID11 _if1arb1h1.bit._ID11\r
+#define IF1ARB1H1_ID12 _if1arb1h1.bit._ID12\r
+#define IF1ARB1H1_ID13 _if1arb1h1.bit._ID13\r
+#define IF1ARB1H1_ID14 _if1arb1h1.bit._ID14\r
+#define IF1ARB1H1_ID15 _if1arb1h1.bit._ID15\r
+__IO_EXTENDED IF1ARB21STR _if1arb21;  \r
+#define IF1ARB21 _if1arb21.word\r
+#define IF1ARB21_ID16 _if1arb21.bit._ID16\r
+#define IF1ARB21_ID17 _if1arb21.bit._ID17\r
+#define IF1ARB21_ID18 _if1arb21.bit._ID18\r
+#define IF1ARB21_ID19 _if1arb21.bit._ID19\r
+#define IF1ARB21_ID20 _if1arb21.bit._ID20\r
+#define IF1ARB21_ID21 _if1arb21.bit._ID21\r
+#define IF1ARB21_ID22 _if1arb21.bit._ID22\r
+#define IF1ARB21_ID23 _if1arb21.bit._ID23\r
+#define IF1ARB21_ID24 _if1arb21.bit._ID24\r
+#define IF1ARB21_ID25 _if1arb21.bit._ID25\r
+#define IF1ARB21_ID26 _if1arb21.bit._ID26\r
+#define IF1ARB21_ID27 _if1arb21.bit._ID27\r
+#define IF1ARB21_ID28 _if1arb21.bit._ID28\r
+#define IF1ARB21_DIR _if1arb21.bit._DIR\r
+#define IF1ARB21_XTD _if1arb21.bit._XTD\r
+#define IF1ARB21_MSGVAL _if1arb21.bit._MSGVAL\r
+__IO_EXTENDED IF1ARB2L1STR _if1arb2l1;  \r
+#define IF1ARB2L1 _if1arb2l1.byte\r
+#define IF1ARB2L1_ID16 _if1arb2l1.bit._ID16\r
+#define IF1ARB2L1_ID17 _if1arb2l1.bit._ID17\r
+#define IF1ARB2L1_ID18 _if1arb2l1.bit._ID18\r
+#define IF1ARB2L1_ID19 _if1arb2l1.bit._ID19\r
+#define IF1ARB2L1_ID20 _if1arb2l1.bit._ID20\r
+#define IF1ARB2L1_ID21 _if1arb2l1.bit._ID21\r
+#define IF1ARB2L1_ID22 _if1arb2l1.bit._ID22\r
+#define IF1ARB2L1_ID23 _if1arb2l1.bit._ID23\r
+__IO_EXTENDED IF1ARB2H1STR _if1arb2h1;  \r
+#define IF1ARB2H1 _if1arb2h1.byte\r
+#define IF1ARB2H1_ID24 _if1arb2h1.bit._ID24\r
+#define IF1ARB2H1_ID25 _if1arb2h1.bit._ID25\r
+#define IF1ARB2H1_ID26 _if1arb2h1.bit._ID26\r
+#define IF1ARB2H1_ID27 _if1arb2h1.bit._ID27\r
+#define IF1ARB2H1_ID28 _if1arb2h1.bit._ID28\r
+#define IF1ARB2H1_DIR _if1arb2h1.bit._DIR\r
+#define IF1ARB2H1_XTD _if1arb2h1.bit._XTD\r
+#define IF1ARB2H1_MSGVAL _if1arb2h1.bit._MSGVAL\r
+__IO_EXTENDED IF1MCTR1STR _if1mctr1;  \r
+#define IF1MCTR1 _if1mctr1.word\r
+#define IF1MCTR1_DLC0 _if1mctr1.bit._DLC0\r
+#define IF1MCTR1_DLC1 _if1mctr1.bit._DLC1\r
+#define IF1MCTR1_DLC2 _if1mctr1.bit._DLC2\r
+#define IF1MCTR1_DLC3 _if1mctr1.bit._DLC3\r
+#define IF1MCTR1_EOB _if1mctr1.bit._EOB\r
+#define IF1MCTR1_TXRQST _if1mctr1.bit._TXRQST\r
+#define IF1MCTR1_RMTEN _if1mctr1.bit._RMTEN\r
+#define IF1MCTR1_RXIE _if1mctr1.bit._RXIE\r
+#define IF1MCTR1_TXIE _if1mctr1.bit._TXIE\r
+#define IF1MCTR1_UMASK _if1mctr1.bit._UMASK\r
+#define IF1MCTR1_INTPND _if1mctr1.bit._INTPND\r
+#define IF1MCTR1_MSGLST _if1mctr1.bit._MSGLST\r
+#define IF1MCTR1_NEWDAT _if1mctr1.bit._NEWDAT\r
+#define IF1MCTR1_DLC _if1mctr1.bitc._DLC\r
+__IO_EXTENDED IF1MCTRL1STR _if1mctrl1;  \r
+#define IF1MCTRL1 _if1mctrl1.byte\r
+#define IF1MCTRL1_DLC0 _if1mctrl1.bit._DLC0\r
+#define IF1MCTRL1_DLC1 _if1mctrl1.bit._DLC1\r
+#define IF1MCTRL1_DLC2 _if1mctrl1.bit._DLC2\r
+#define IF1MCTRL1_DLC3 _if1mctrl1.bit._DLC3\r
+#define IF1MCTRL1_EOB _if1mctrl1.bit._EOB\r
+#define IF1MCTRL1_DLC _if1mctrl1.bitc._DLC\r
+__IO_EXTENDED IF1MCTRH1STR _if1mctrh1;  \r
+#define IF1MCTRH1 _if1mctrh1.byte\r
+#define IF1MCTRH1_TXRQST _if1mctrh1.bit._TXRQST\r
+#define IF1MCTRH1_RMTEN _if1mctrh1.bit._RMTEN\r
+#define IF1MCTRH1_RXIE _if1mctrh1.bit._RXIE\r
+#define IF1MCTRH1_TXIE _if1mctrh1.bit._TXIE\r
+#define IF1MCTRH1_UMASK _if1mctrh1.bit._UMASK\r
+#define IF1MCTRH1_INTPND _if1mctrh1.bit._INTPND\r
+#define IF1MCTRH1_MSGLST _if1mctrh1.bit._MSGLST\r
+#define IF1MCTRH1_NEWDAT _if1mctrh1.bit._NEWDAT\r
+__IO_EXTENDED IF1DTA1STR _if1dta1;  \r
+#define IF1DTA1 _if1dta1.lword\r
+__IO_EXTENDED IF1DTA11STR _if1dta11;  \r
+#define IF1DTA11 _if1dta11.word\r
+__IO_EXTENDED IF1DTA1L1STR _if1dta1l1;  \r
+#define IF1DTA1L1 _if1dta1l1.byte\r
+__IO_EXTENDED IF1DTA1H1STR _if1dta1h1;  \r
+#define IF1DTA1H1 _if1dta1h1.byte\r
+__IO_EXTENDED IF1DTA21STR _if1dta21;  \r
+#define IF1DTA21 _if1dta21.word\r
+__IO_EXTENDED IF1DTA2L1STR _if1dta2l1;  \r
+#define IF1DTA2L1 _if1dta2l1.byte\r
+__IO_EXTENDED IF1DTA2H1STR _if1dta2h1;  \r
+#define IF1DTA2H1 _if1dta2h1.byte\r
+__IO_EXTENDED IF1DTB1STR _if1dtb1;  \r
+#define IF1DTB1 _if1dtb1.lword\r
+__IO_EXTENDED IF1DTB11STR _if1dtb11;  \r
+#define IF1DTB11 _if1dtb11.word\r
+__IO_EXTENDED IF1DTB1L1STR _if1dtb1l1;  \r
+#define IF1DTB1L1 _if1dtb1l1.byte\r
+__IO_EXTENDED IF1DTB1H1STR _if1dtb1h1;  \r
+#define IF1DTB1H1 _if1dtb1h1.byte\r
+__IO_EXTENDED IF1DTB21STR _if1dtb21;  \r
+#define IF1DTB21 _if1dtb21.word\r
+__IO_EXTENDED IF1DTB2L1STR _if1dtb2l1;  \r
+#define IF1DTB2L1 _if1dtb2l1.byte\r
+__IO_EXTENDED IF1DTB2H1STR _if1dtb2h1;  \r
+#define IF1DTB2H1 _if1dtb2h1.byte\r
+__IO_EXTENDED IF2CREQ1STR _if2creq1;  \r
+#define IF2CREQ1 _if2creq1.word\r
+#define IF2CREQ1_MSGN0 _if2creq1.bit._MSGN0\r
+#define IF2CREQ1_MSGN1 _if2creq1.bit._MSGN1\r
+#define IF2CREQ1_MSGN2 _if2creq1.bit._MSGN2\r
+#define IF2CREQ1_MSGN3 _if2creq1.bit._MSGN3\r
+#define IF2CREQ1_MSGN4 _if2creq1.bit._MSGN4\r
+#define IF2CREQ1_MSGN5 _if2creq1.bit._MSGN5\r
+#define IF2CREQ1_MSGN6 _if2creq1.bit._MSGN6\r
+#define IF2CREQ1_MSGN7 _if2creq1.bit._MSGN7\r
+#define IF2CREQ1_BUSY _if2creq1.bit._BUSY\r
+__IO_EXTENDED IF2CREQL1STR _if2creql1;  \r
+#define IF2CREQL1 _if2creql1.byte\r
+#define IF2CREQL1_MSGN0 _if2creql1.bit._MSGN0\r
+#define IF2CREQL1_MSGN1 _if2creql1.bit._MSGN1\r
+#define IF2CREQL1_MSGN2 _if2creql1.bit._MSGN2\r
+#define IF2CREQL1_MSGN3 _if2creql1.bit._MSGN3\r
+#define IF2CREQL1_MSGN4 _if2creql1.bit._MSGN4\r
+#define IF2CREQL1_MSGN5 _if2creql1.bit._MSGN5\r
+#define IF2CREQL1_MSGN6 _if2creql1.bit._MSGN6\r
+#define IF2CREQL1_MSGN7 _if2creql1.bit._MSGN7\r
+__IO_EXTENDED IF2CREQH1STR _if2creqh1;  \r
+#define IF2CREQH1 _if2creqh1.byte\r
+#define IF2CREQH1_BUSY _if2creqh1.bit._BUSY\r
+__IO_EXTENDED IF2CMSK1STR _if2cmsk1;  \r
+#define IF2CMSK1 _if2cmsk1.word\r
+#define IF2CMSK1_DATAB _if2cmsk1.bit._DATAB\r
+#define IF2CMSK1_DATAA _if2cmsk1.bit._DATAA\r
+#define IF2CMSK1_TXREQ _if2cmsk1.bit._TXREQ\r
+#define IF2CMSK1_CIP _if2cmsk1.bit._CIP\r
+#define IF2CMSK1_CONTROL _if2cmsk1.bit._CONTROL\r
+#define IF2CMSK1_ARB _if2cmsk1.bit._ARB\r
+#define IF2CMSK1_MASK _if2cmsk1.bit._MASK\r
+#define IF2CMSK1_WRRD _if2cmsk1.bit._WRRD\r
+__IO_EXTENDED IF2CMSKL1STR _if2cmskl1;  \r
+#define IF2CMSKL1 _if2cmskl1.byte\r
+#define IF2CMSKL1_DATAB _if2cmskl1.bit._DATAB\r
+#define IF2CMSKL1_DATAA _if2cmskl1.bit._DATAA\r
+#define IF2CMSKL1_TXREQ _if2cmskl1.bit._TXREQ\r
+#define IF2CMSKL1_CIP _if2cmskl1.bit._CIP\r
+#define IF2CMSKL1_CONTROL _if2cmskl1.bit._CONTROL\r
+#define IF2CMSKL1_ARB _if2cmskl1.bit._ARB\r
+#define IF2CMSKL1_MASK _if2cmskl1.bit._MASK\r
+#define IF2CMSKL1_WRRD _if2cmskl1.bit._WRRD\r
+__IO_EXTENDED IF2CMSKH1STR _if2cmskh1;  \r
+#define IF2CMSKH1 _if2cmskh1.byte\r
+__IO_EXTENDED IF2MSK1STR _if2msk1;  \r
+#define IF2MSK1 _if2msk1.lword\r
+#define IF2MSK1_MSK0 _if2msk1.bit._MSK0\r
+#define IF2MSK1_MSK1 _if2msk1.bit._MSK1\r
+#define IF2MSK1_MSK2 _if2msk1.bit._MSK2\r
+#define IF2MSK1_MSK3 _if2msk1.bit._MSK3\r
+#define IF2MSK1_MSK4 _if2msk1.bit._MSK4\r
+#define IF2MSK1_MSK5 _if2msk1.bit._MSK5\r
+#define IF2MSK1_MSK6 _if2msk1.bit._MSK6\r
+#define IF2MSK1_MSK7 _if2msk1.bit._MSK7\r
+#define IF2MSK1_MSK8 _if2msk1.bit._MSK8\r
+#define IF2MSK1_MSK9 _if2msk1.bit._MSK9\r
+#define IF2MSK1_MSK10 _if2msk1.bit._MSK10\r
+#define IF2MSK1_MSK11 _if2msk1.bit._MSK11\r
+#define IF2MSK1_MSK12 _if2msk1.bit._MSK12\r
+#define IF2MSK1_MSK13 _if2msk1.bit._MSK13\r
+#define IF2MSK1_MSK14 _if2msk1.bit._MSK14\r
+#define IF2MSK1_MSK15 _if2msk1.bit._MSK15\r
+#define IF2MSK1_MSK16 _if2msk1.bit._MSK16\r
+#define IF2MSK1_MSK17 _if2msk1.bit._MSK17\r
+#define IF2MSK1_MSK18 _if2msk1.bit._MSK18\r
+#define IF2MSK1_MSK19 _if2msk1.bit._MSK19\r
+#define IF2MSK1_MSK20 _if2msk1.bit._MSK20\r
+#define IF2MSK1_MSK21 _if2msk1.bit._MSK21\r
+#define IF2MSK1_MSK22 _if2msk1.bit._MSK22\r
+#define IF2MSK1_MSK23 _if2msk1.bit._MSK23\r
+#define IF2MSK1_MSK24 _if2msk1.bit._MSK24\r
+#define IF2MSK1_MSK25 _if2msk1.bit._MSK25\r
+#define IF2MSK1_MSK26 _if2msk1.bit._MSK26\r
+#define IF2MSK1_MSK27 _if2msk1.bit._MSK27\r
+#define IF2MSK1_MSK28 _if2msk1.bit._MSK28\r
+#define IF2MSK1_MDIR _if2msk1.bit._MDIR\r
+#define IF2MSK1_MXTD _if2msk1.bit._MXTD\r
+#define IF2MSK1_MSK _if2msk1.bitc._MSK\r
+__IO_EXTENDED IF2MSK11STR _if2msk11;  \r
+#define IF2MSK11 _if2msk11.word\r
+#define IF2MSK11_MSK0 _if2msk11.bit._MSK0\r
+#define IF2MSK11_MSK1 _if2msk11.bit._MSK1\r
+#define IF2MSK11_MSK2 _if2msk11.bit._MSK2\r
+#define IF2MSK11_MSK3 _if2msk11.bit._MSK3\r
+#define IF2MSK11_MSK4 _if2msk11.bit._MSK4\r
+#define IF2MSK11_MSK5 _if2msk11.bit._MSK5\r
+#define IF2MSK11_MSK6 _if2msk11.bit._MSK6\r
+#define IF2MSK11_MSK7 _if2msk11.bit._MSK7\r
+#define IF2MSK11_MSK8 _if2msk11.bit._MSK8\r
+#define IF2MSK11_MSK9 _if2msk11.bit._MSK9\r
+#define IF2MSK11_MSK10 _if2msk11.bit._MSK10\r
+#define IF2MSK11_MSK11 _if2msk11.bit._MSK11\r
+#define IF2MSK11_MSK12 _if2msk11.bit._MSK12\r
+#define IF2MSK11_MSK13 _if2msk11.bit._MSK13\r
+#define IF2MSK11_MSK14 _if2msk11.bit._MSK14\r
+#define IF2MSK11_MSK15 _if2msk11.bit._MSK15\r
+__IO_EXTENDED IF2MSK1L1STR _if2msk1l1;  \r
+#define IF2MSK1L1 _if2msk1l1.byte\r
+#define IF2MSK1L1_MSK0 _if2msk1l1.bit._MSK0\r
+#define IF2MSK1L1_MSK1 _if2msk1l1.bit._MSK1\r
+#define IF2MSK1L1_MSK2 _if2msk1l1.bit._MSK2\r
+#define IF2MSK1L1_MSK3 _if2msk1l1.bit._MSK3\r
+#define IF2MSK1L1_MSK4 _if2msk1l1.bit._MSK4\r
+#define IF2MSK1L1_MSK5 _if2msk1l1.bit._MSK5\r
+#define IF2MSK1L1_MSK6 _if2msk1l1.bit._MSK6\r
+#define IF2MSK1L1_MSK7 _if2msk1l1.bit._MSK7\r
+__IO_EXTENDED IF2MSK1H1STR _if2msk1h1;  \r
+#define IF2MSK1H1 _if2msk1h1.byte\r
+#define IF2MSK1H1_MSK8 _if2msk1h1.bit._MSK8\r
+#define IF2MSK1H1_MSK9 _if2msk1h1.bit._MSK9\r
+#define IF2MSK1H1_MSK10 _if2msk1h1.bit._MSK10\r
+#define IF2MSK1H1_MSK11 _if2msk1h1.bit._MSK11\r
+#define IF2MSK1H1_MSK12 _if2msk1h1.bit._MSK12\r
+#define IF2MSK1H1_MSK13 _if2msk1h1.bit._MSK13\r
+#define IF2MSK1H1_MSK14 _if2msk1h1.bit._MSK14\r
+#define IF2MSK1H1_MSK15 _if2msk1h1.bit._MSK15\r
+__IO_EXTENDED IF2MSK21STR _if2msk21;  \r
+#define IF2MSK21 _if2msk21.word\r
+#define IF2MSK21_MSK16 _if2msk21.bit._MSK16\r
+#define IF2MSK21_MSK17 _if2msk21.bit._MSK17\r
+#define IF2MSK21_MSK18 _if2msk21.bit._MSK18\r
+#define IF2MSK21_MSK19 _if2msk21.bit._MSK19\r
+#define IF2MSK21_MSK20 _if2msk21.bit._MSK20\r
+#define IF2MSK21_MSK21 _if2msk21.bit._MSK21\r
+#define IF2MSK21_MSK22 _if2msk21.bit._MSK22\r
+#define IF2MSK21_MSK23 _if2msk21.bit._MSK23\r
+#define IF2MSK21_MSK24 _if2msk21.bit._MSK24\r
+#define IF2MSK21_MSK25 _if2msk21.bit._MSK25\r
+#define IF2MSK21_MSK26 _if2msk21.bit._MSK26\r
+#define IF2MSK21_MSK27 _if2msk21.bit._MSK27\r
+#define IF2MSK21_MSK28 _if2msk21.bit._MSK28\r
+#define IF2MSK21_MDIR _if2msk21.bit._MDIR\r
+#define IF2MSK21_MXTD _if2msk21.bit._MXTD\r
+__IO_EXTENDED IF2MSK2L1STR _if2msk2l1;  \r
+#define IF2MSK2L1 _if2msk2l1.byte\r
+#define IF2MSK2L1_MSK16 _if2msk2l1.bit._MSK16\r
+#define IF2MSK2L1_MSK17 _if2msk2l1.bit._MSK17\r
+#define IF2MSK2L1_MSK18 _if2msk2l1.bit._MSK18\r
+#define IF2MSK2L1_MSK19 _if2msk2l1.bit._MSK19\r
+#define IF2MSK2L1_MSK20 _if2msk2l1.bit._MSK20\r
+#define IF2MSK2L1_MSK21 _if2msk2l1.bit._MSK21\r
+#define IF2MSK2L1_MSK22 _if2msk2l1.bit._MSK22\r
+#define IF2MSK2L1_MSK23 _if2msk2l1.bit._MSK23\r
+__IO_EXTENDED IF2MSK2H1STR _if2msk2h1;  \r
+#define IF2MSK2H1 _if2msk2h1.byte\r
+#define IF2MSK2H1_MSK24 _if2msk2h1.bit._MSK24\r
+#define IF2MSK2H1_MSK25 _if2msk2h1.bit._MSK25\r
+#define IF2MSK2H1_MSK26 _if2msk2h1.bit._MSK26\r
+#define IF2MSK2H1_MSK27 _if2msk2h1.bit._MSK27\r
+#define IF2MSK2H1_MSK28 _if2msk2h1.bit._MSK28\r
+#define IF2MSK2H1_MDIR _if2msk2h1.bit._MDIR\r
+#define IF2MSK2H1_MXTD _if2msk2h1.bit._MXTD\r
+__IO_EXTENDED IF2ARB1STR _if2arb1;  \r
+#define IF2ARB1 _if2arb1.lword\r
+#define IF2ARB1_ID0 _if2arb1.bit._ID0\r
+#define IF2ARB1_ID1 _if2arb1.bit._ID1\r
+#define IF2ARB1_ID2 _if2arb1.bit._ID2\r
+#define IF2ARB1_ID3 _if2arb1.bit._ID3\r
+#define IF2ARB1_ID4 _if2arb1.bit._ID4\r
+#define IF2ARB1_ID5 _if2arb1.bit._ID5\r
+#define IF2ARB1_ID6 _if2arb1.bit._ID6\r
+#define IF2ARB1_ID7 _if2arb1.bit._ID7\r
+#define IF2ARB1_ID8 _if2arb1.bit._ID8\r
+#define IF2ARB1_ID9 _if2arb1.bit._ID9\r
+#define IF2ARB1_ID10 _if2arb1.bit._ID10\r
+#define IF2ARB1_ID11 _if2arb1.bit._ID11\r
+#define IF2ARB1_ID12 _if2arb1.bit._ID12\r
+#define IF2ARB1_ID13 _if2arb1.bit._ID13\r
+#define IF2ARB1_ID14 _if2arb1.bit._ID14\r
+#define IF2ARB1_ID15 _if2arb1.bit._ID15\r
+#define IF2ARB1_ID16 _if2arb1.bit._ID16\r
+#define IF2ARB1_ID17 _if2arb1.bit._ID17\r
+#define IF2ARB1_ID18 _if2arb1.bit._ID18\r
+#define IF2ARB1_ID19 _if2arb1.bit._ID19\r
+#define IF2ARB1_ID20 _if2arb1.bit._ID20\r
+#define IF2ARB1_ID21 _if2arb1.bit._ID21\r
+#define IF2ARB1_ID22 _if2arb1.bit._ID22\r
+#define IF2ARB1_ID23 _if2arb1.bit._ID23\r
+#define IF2ARB1_ID24 _if2arb1.bit._ID24\r
+#define IF2ARB1_ID25 _if2arb1.bit._ID25\r
+#define IF2ARB1_ID26 _if2arb1.bit._ID26\r
+#define IF2ARB1_ID27 _if2arb1.bit._ID27\r
+#define IF2ARB1_ID28 _if2arb1.bit._ID28\r
+#define IF2ARB1_DIR _if2arb1.bit._DIR\r
+#define IF2ARB1_XTD _if2arb1.bit._XTD\r
+#define IF2ARB1_MSGVAL _if2arb1.bit._MSGVAL\r
+#define IF2ARB1_ID _if2arb1.bitc._ID\r
+__IO_EXTENDED IF2ARB11STR _if2arb11;  \r
+#define IF2ARB11 _if2arb11.word\r
+#define IF2ARB11_ID0 _if2arb11.bit._ID0\r
+#define IF2ARB11_ID1 _if2arb11.bit._ID1\r
+#define IF2ARB11_ID2 _if2arb11.bit._ID2\r
+#define IF2ARB11_ID3 _if2arb11.bit._ID3\r
+#define IF2ARB11_ID4 _if2arb11.bit._ID4\r
+#define IF2ARB11_ID5 _if2arb11.bit._ID5\r
+#define IF2ARB11_ID6 _if2arb11.bit._ID6\r
+#define IF2ARB11_ID7 _if2arb11.bit._ID7\r
+#define IF2ARB11_ID8 _if2arb11.bit._ID8\r
+#define IF2ARB11_ID9 _if2arb11.bit._ID9\r
+#define IF2ARB11_ID10 _if2arb11.bit._ID10\r
+#define IF2ARB11_ID11 _if2arb11.bit._ID11\r
+#define IF2ARB11_ID12 _if2arb11.bit._ID12\r
+#define IF2ARB11_ID13 _if2arb11.bit._ID13\r
+#define IF2ARB11_ID14 _if2arb11.bit._ID14\r
+#define IF2ARB11_ID15 _if2arb11.bit._ID15\r
+__IO_EXTENDED IF2ARB1L1STR _if2arb1l1;  \r
+#define IF2ARB1L1 _if2arb1l1.byte\r
+#define IF2ARB1L1_ID0 _if2arb1l1.bit._ID0\r
+#define IF2ARB1L1_ID1 _if2arb1l1.bit._ID1\r
+#define IF2ARB1L1_ID2 _if2arb1l1.bit._ID2\r
+#define IF2ARB1L1_ID3 _if2arb1l1.bit._ID3\r
+#define IF2ARB1L1_ID4 _if2arb1l1.bit._ID4\r
+#define IF2ARB1L1_ID5 _if2arb1l1.bit._ID5\r
+#define IF2ARB1L1_ID6 _if2arb1l1.bit._ID6\r
+#define IF2ARB1L1_ID7 _if2arb1l1.bit._ID7\r
+__IO_EXTENDED IF2ARB1H1STR _if2arb1h1;  \r
+#define IF2ARB1H1 _if2arb1h1.byte\r
+#define IF2ARB1H1_ID8 _if2arb1h1.bit._ID8\r
+#define IF2ARB1H1_ID9 _if2arb1h1.bit._ID9\r
+#define IF2ARB1H1_ID10 _if2arb1h1.bit._ID10\r
+#define IF2ARB1H1_ID11 _if2arb1h1.bit._ID11\r
+#define IF2ARB1H1_ID12 _if2arb1h1.bit._ID12\r
+#define IF2ARB1H1_ID13 _if2arb1h1.bit._ID13\r
+#define IF2ARB1H1_ID14 _if2arb1h1.bit._ID14\r
+#define IF2ARB1H1_ID15 _if2arb1h1.bit._ID15\r
+__IO_EXTENDED IF2ARB21STR _if2arb21;  \r
+#define IF2ARB21 _if2arb21.word\r
+#define IF2ARB21_ID16 _if2arb21.bit._ID16\r
+#define IF2ARB21_ID17 _if2arb21.bit._ID17\r
+#define IF2ARB21_ID18 _if2arb21.bit._ID18\r
+#define IF2ARB21_ID19 _if2arb21.bit._ID19\r
+#define IF2ARB21_ID20 _if2arb21.bit._ID20\r
+#define IF2ARB21_ID21 _if2arb21.bit._ID21\r
+#define IF2ARB21_ID22 _if2arb21.bit._ID22\r
+#define IF2ARB21_ID23 _if2arb21.bit._ID23\r
+#define IF2ARB21_ID24 _if2arb21.bit._ID24\r
+#define IF2ARB21_ID25 _if2arb21.bit._ID25\r
+#define IF2ARB21_ID26 _if2arb21.bit._ID26\r
+#define IF2ARB21_ID27 _if2arb21.bit._ID27\r
+#define IF2ARB21_ID28 _if2arb21.bit._ID28\r
+#define IF2ARB21_DIR _if2arb21.bit._DIR\r
+#define IF2ARB21_XTD _if2arb21.bit._XTD\r
+#define IF2ARB21_MSGVAL _if2arb21.bit._MSGVAL\r
+__IO_EXTENDED IF2ARB2L1STR _if2arb2l1;  \r
+#define IF2ARB2L1 _if2arb2l1.byte\r
+#define IF2ARB2L1_ID16 _if2arb2l1.bit._ID16\r
+#define IF2ARB2L1_ID17 _if2arb2l1.bit._ID17\r
+#define IF2ARB2L1_ID18 _if2arb2l1.bit._ID18\r
+#define IF2ARB2L1_ID19 _if2arb2l1.bit._ID19\r
+#define IF2ARB2L1_ID20 _if2arb2l1.bit._ID20\r
+#define IF2ARB2L1_ID21 _if2arb2l1.bit._ID21\r
+#define IF2ARB2L1_ID22 _if2arb2l1.bit._ID22\r
+#define IF2ARB2L1_ID23 _if2arb2l1.bit._ID23\r
+__IO_EXTENDED IF2ARB2H1STR _if2arb2h1;  \r
+#define IF2ARB2H1 _if2arb2h1.byte\r
+#define IF2ARB2H1_ID24 _if2arb2h1.bit._ID24\r
+#define IF2ARB2H1_ID25 _if2arb2h1.bit._ID25\r
+#define IF2ARB2H1_ID26 _if2arb2h1.bit._ID26\r
+#define IF2ARB2H1_ID27 _if2arb2h1.bit._ID27\r
+#define IF2ARB2H1_ID28 _if2arb2h1.bit._ID28\r
+#define IF2ARB2H1_DIR _if2arb2h1.bit._DIR\r
+#define IF2ARB2H1_XTD _if2arb2h1.bit._XTD\r
+#define IF2ARB2H1_MSGVAL _if2arb2h1.bit._MSGVAL\r
+__IO_EXTENDED IF2MCTR1STR _if2mctr1;  \r
+#define IF2MCTR1 _if2mctr1.word\r
+#define IF2MCTR1_DLC0 _if2mctr1.bit._DLC0\r
+#define IF2MCTR1_DLC1 _if2mctr1.bit._DLC1\r
+#define IF2MCTR1_DLC2 _if2mctr1.bit._DLC2\r
+#define IF2MCTR1_DLC3 _if2mctr1.bit._DLC3\r
+#define IF2MCTR1_EOB _if2mctr1.bit._EOB\r
+#define IF2MCTR1_TXRQST _if2mctr1.bit._TXRQST\r
+#define IF2MCTR1_RMTEN _if2mctr1.bit._RMTEN\r
+#define IF2MCTR1_RXIE _if2mctr1.bit._RXIE\r
+#define IF2MCTR1_TXIE _if2mctr1.bit._TXIE\r
+#define IF2MCTR1_UMASK _if2mctr1.bit._UMASK\r
+#define IF2MCTR1_INTPND _if2mctr1.bit._INTPND\r
+#define IF2MCTR1_MSGLST _if2mctr1.bit._MSGLST\r
+#define IF2MCTR1_NEWDAT _if2mctr1.bit._NEWDAT\r
+#define IF2MCTR1_DLC _if2mctr1.bitc._DLC\r
+__IO_EXTENDED IF2MCTRL1STR _if2mctrl1;  \r
+#define IF2MCTRL1 _if2mctrl1.byte\r
+#define IF2MCTRL1_DLC0 _if2mctrl1.bit._DLC0\r
+#define IF2MCTRL1_DLC1 _if2mctrl1.bit._DLC1\r
+#define IF2MCTRL1_DLC2 _if2mctrl1.bit._DLC2\r
+#define IF2MCTRL1_DLC3 _if2mctrl1.bit._DLC3\r
+#define IF2MCTRL1_EOB _if2mctrl1.bit._EOB\r
+#define IF2MCTRL1_DLC _if2mctrl1.bitc._DLC\r
+__IO_EXTENDED IF2MCTRH1STR _if2mctrh1;  \r
+#define IF2MCTRH1 _if2mctrh1.byte\r
+#define IF2MCTRH1_TXRQST _if2mctrh1.bit._TXRQST\r
+#define IF2MCTRH1_RMTEN _if2mctrh1.bit._RMTEN\r
+#define IF2MCTRH1_RXIE _if2mctrh1.bit._RXIE\r
+#define IF2MCTRH1_TXIE _if2mctrh1.bit._TXIE\r
+#define IF2MCTRH1_UMASK _if2mctrh1.bit._UMASK\r
+#define IF2MCTRH1_INTPND _if2mctrh1.bit._INTPND\r
+#define IF2MCTRH1_MSGLST _if2mctrh1.bit._MSGLST\r
+#define IF2MCTRH1_NEWDAT _if2mctrh1.bit._NEWDAT\r
+__IO_EXTENDED IF2DTA1STR _if2dta1;  \r
+#define IF2DTA1 _if2dta1.lword\r
+__IO_EXTENDED IF2DTA11STR _if2dta11;  \r
+#define IF2DTA11 _if2dta11.word\r
+__IO_EXTENDED IF2DTA1L1STR _if2dta1l1;  \r
+#define IF2DTA1L1 _if2dta1l1.byte\r
+__IO_EXTENDED IF2DTA1H1STR _if2dta1h1;  \r
+#define IF2DTA1H1 _if2dta1h1.byte\r
+__IO_EXTENDED IF2DTA21STR _if2dta21;  \r
+#define IF2DTA21 _if2dta21.word\r
+__IO_EXTENDED IF2DTA2L1STR _if2dta2l1;  \r
+#define IF2DTA2L1 _if2dta2l1.byte\r
+__IO_EXTENDED IF2DTA2H1STR _if2dta2h1;  \r
+#define IF2DTA2H1 _if2dta2h1.byte\r
+__IO_EXTENDED IF2DTB1STR _if2dtb1;  \r
+#define IF2DTB1 _if2dtb1.lword\r
+__IO_EXTENDED IF2DTB11STR _if2dtb11;  \r
+#define IF2DTB11 _if2dtb11.word\r
+__IO_EXTENDED IF2DTB1L1STR _if2dtb1l1;  \r
+#define IF2DTB1L1 _if2dtb1l1.byte\r
+__IO_EXTENDED IF2DTB1H1STR _if2dtb1h1;  \r
+#define IF2DTB1H1 _if2dtb1h1.byte\r
+__IO_EXTENDED IF2DTB21STR _if2dtb21;  \r
+#define IF2DTB21 _if2dtb21.word\r
+__IO_EXTENDED IF2DTB2L1STR _if2dtb2l1;  \r
+#define IF2DTB2L1 _if2dtb2l1.byte\r
+__IO_EXTENDED IF2DTB2H1STR _if2dtb2h1;  \r
+#define IF2DTB2H1 _if2dtb2h1.byte\r
+__IO_EXTENDED TREQR1STR _treqr1;  \r
+#define TREQR1 _treqr1.lword\r
+#define TREQR1_TXRQST1 _treqr1.bit._TXRQST1\r
+#define TREQR1_TXRQST2 _treqr1.bit._TXRQST2\r
+#define TREQR1_TXRQST3 _treqr1.bit._TXRQST3\r
+#define TREQR1_TXRQST4 _treqr1.bit._TXRQST4\r
+#define TREQR1_TXRQST5 _treqr1.bit._TXRQST5\r
+#define TREQR1_TXRQST6 _treqr1.bit._TXRQST6\r
+#define TREQR1_TXRQST7 _treqr1.bit._TXRQST7\r
+#define TREQR1_TXRQST8 _treqr1.bit._TXRQST8\r
+#define TREQR1_TXRQST9 _treqr1.bit._TXRQST9\r
+#define TREQR1_TXRQST10 _treqr1.bit._TXRQST10\r
+#define TREQR1_TXRQST11 _treqr1.bit._TXRQST11\r
+#define TREQR1_TXRQST12 _treqr1.bit._TXRQST12\r
+#define TREQR1_TXRQST13 _treqr1.bit._TXRQST13\r
+#define TREQR1_TXRQST14 _treqr1.bit._TXRQST14\r
+#define TREQR1_TXRQST15 _treqr1.bit._TXRQST15\r
+#define TREQR1_TXRQST16 _treqr1.bit._TXRQST16\r
+#define TREQR1_TXRQST17 _treqr1.bit._TXRQST17\r
+#define TREQR1_TXRQST18 _treqr1.bit._TXRQST18\r
+#define TREQR1_TXRQST19 _treqr1.bit._TXRQST19\r
+#define TREQR1_TXRQST20 _treqr1.bit._TXRQST20\r
+#define TREQR1_TXRQST21 _treqr1.bit._TXRQST21\r
+#define TREQR1_TXRQST22 _treqr1.bit._TXRQST22\r
+#define TREQR1_TXRQST23 _treqr1.bit._TXRQST23\r
+#define TREQR1_TXRQST24 _treqr1.bit._TXRQST24\r
+#define TREQR1_TXRQST25 _treqr1.bit._TXRQST25\r
+#define TREQR1_TXRQST26 _treqr1.bit._TXRQST26\r
+#define TREQR1_TXRQST27 _treqr1.bit._TXRQST27\r
+#define TREQR1_TXRQST28 _treqr1.bit._TXRQST28\r
+#define TREQR1_TXRQST29 _treqr1.bit._TXRQST29\r
+#define TREQR1_TXRQST30 _treqr1.bit._TXRQST30\r
+#define TREQR1_TXRQST31 _treqr1.bit._TXRQST31\r
+#define TREQR1_TXRQST32 _treqr1.bit._TXRQST32\r
+#define TREQR1_TXRQST _treqr1.bitc._TXRQST\r
+__IO_EXTENDED TREQR11STR _treqr11;  \r
+#define TREQR11 _treqr11.word\r
+#define TREQR11_TXRQST1 _treqr11.bit._TXRQST1\r
+#define TREQR11_TXRQST2 _treqr11.bit._TXRQST2\r
+#define TREQR11_TXRQST3 _treqr11.bit._TXRQST3\r
+#define TREQR11_TXRQST4 _treqr11.bit._TXRQST4\r
+#define TREQR11_TXRQST5 _treqr11.bit._TXRQST5\r
+#define TREQR11_TXRQST6 _treqr11.bit._TXRQST6\r
+#define TREQR11_TXRQST7 _treqr11.bit._TXRQST7\r
+#define TREQR11_TXRQST8 _treqr11.bit._TXRQST8\r
+#define TREQR11_TXRQST9 _treqr11.bit._TXRQST9\r
+#define TREQR11_TXRQST10 _treqr11.bit._TXRQST10\r
+#define TREQR11_TXRQST11 _treqr11.bit._TXRQST11\r
+#define TREQR11_TXRQST12 _treqr11.bit._TXRQST12\r
+#define TREQR11_TXRQST13 _treqr11.bit._TXRQST13\r
+#define TREQR11_TXRQST14 _treqr11.bit._TXRQST14\r
+#define TREQR11_TXRQST15 _treqr11.bit._TXRQST15\r
+#define TREQR11_TXRQST16 _treqr11.bit._TXRQST16\r
+__IO_EXTENDED TREQR1L1STR _treqr1l1;  \r
+#define TREQR1L1 _treqr1l1.byte\r
+#define TREQR1L1_TXRQST1 _treqr1l1.bit._TXRQST1\r
+#define TREQR1L1_TXRQST2 _treqr1l1.bit._TXRQST2\r
+#define TREQR1L1_TXRQST3 _treqr1l1.bit._TXRQST3\r
+#define TREQR1L1_TXRQST4 _treqr1l1.bit._TXRQST4\r
+#define TREQR1L1_TXRQST5 _treqr1l1.bit._TXRQST5\r
+#define TREQR1L1_TXRQST6 _treqr1l1.bit._TXRQST6\r
+#define TREQR1L1_TXRQST7 _treqr1l1.bit._TXRQST7\r
+#define TREQR1L1_TXRQST8 _treqr1l1.bit._TXRQST8\r
+__IO_EXTENDED TREQR1H1STR _treqr1h1;  \r
+#define TREQR1H1 _treqr1h1.byte\r
+#define TREQR1H1_TXRQST9 _treqr1h1.bit._TXRQST9\r
+#define TREQR1H1_TXRQST10 _treqr1h1.bit._TXRQST10\r
+#define TREQR1H1_TXRQST11 _treqr1h1.bit._TXRQST11\r
+#define TREQR1H1_TXRQST12 _treqr1h1.bit._TXRQST12\r
+#define TREQR1H1_TXRQST13 _treqr1h1.bit._TXRQST13\r
+#define TREQR1H1_TXRQST14 _treqr1h1.bit._TXRQST14\r
+#define TREQR1H1_TXRQST15 _treqr1h1.bit._TXRQST15\r
+#define TREQR1H1_TXRQST16 _treqr1h1.bit._TXRQST16\r
+__IO_EXTENDED TREQR21STR _treqr21;  \r
+#define TREQR21 _treqr21.word\r
+#define TREQR21_TXRQST17 _treqr21.bit._TXRQST17\r
+#define TREQR21_TXRQST18 _treqr21.bit._TXRQST18\r
+#define TREQR21_TXRQST19 _treqr21.bit._TXRQST19\r
+#define TREQR21_TXRQST20 _treqr21.bit._TXRQST20\r
+#define TREQR21_TXRQST21 _treqr21.bit._TXRQST21\r
+#define TREQR21_TXRQST22 _treqr21.bit._TXRQST22\r
+#define TREQR21_TXRQST23 _treqr21.bit._TXRQST23\r
+#define TREQR21_TXRQST24 _treqr21.bit._TXRQST24\r
+#define TREQR21_TXRQST25 _treqr21.bit._TXRQST25\r
+#define TREQR21_TXRQST26 _treqr21.bit._TXRQST26\r
+#define TREQR21_TXRQST27 _treqr21.bit._TXRQST27\r
+#define TREQR21_TXRQST28 _treqr21.bit._TXRQST28\r
+#define TREQR21_TXRQST29 _treqr21.bit._TXRQST29\r
+#define TREQR21_TXRQST30 _treqr21.bit._TXRQST30\r
+#define TREQR21_TXRQST31 _treqr21.bit._TXRQST31\r
+#define TREQR21_TXRQST32 _treqr21.bit._TXRQST32\r
+__IO_EXTENDED TREQR2L1STR _treqr2l1;  \r
+#define TREQR2L1 _treqr2l1.byte\r
+#define TREQR2L1_TXRQST17 _treqr2l1.bit._TXRQST17\r
+#define TREQR2L1_TXRQST18 _treqr2l1.bit._TXRQST18\r
+#define TREQR2L1_TXRQST19 _treqr2l1.bit._TXRQST19\r
+#define TREQR2L1_TXRQST20 _treqr2l1.bit._TXRQST20\r
+#define TREQR2L1_TXRQST21 _treqr2l1.bit._TXRQST21\r
+#define TREQR2L1_TXRQST22 _treqr2l1.bit._TXRQST22\r
+#define TREQR2L1_TXRQST23 _treqr2l1.bit._TXRQST23\r
+#define TREQR2L1_TXRQST24 _treqr2l1.bit._TXRQST24\r
+__IO_EXTENDED TREQR2H1STR _treqr2h1;  \r
+#define TREQR2H1 _treqr2h1.byte\r
+#define TREQR2H1_TXRQST25 _treqr2h1.bit._TXRQST25\r
+#define TREQR2H1_TXRQST26 _treqr2h1.bit._TXRQST26\r
+#define TREQR2H1_TXRQST27 _treqr2h1.bit._TXRQST27\r
+#define TREQR2H1_TXRQST28 _treqr2h1.bit._TXRQST28\r
+#define TREQR2H1_TXRQST29 _treqr2h1.bit._TXRQST29\r
+#define TREQR2H1_TXRQST30 _treqr2h1.bit._TXRQST30\r
+#define TREQR2H1_TXRQST31 _treqr2h1.bit._TXRQST31\r
+#define TREQR2H1_TXRQST32 _treqr2h1.bit._TXRQST32\r
+__IO_EXTENDED NEWDT1STR _newdt1;  \r
+#define NEWDT1 _newdt1.lword\r
+#define NEWDT1_NEWDAT1 _newdt1.bit._NEWDAT1\r
+#define NEWDT1_NEWDAT2 _newdt1.bit._NEWDAT2\r
+#define NEWDT1_NEWDAT3 _newdt1.bit._NEWDAT3\r
+#define NEWDT1_NEWDAT4 _newdt1.bit._NEWDAT4\r
+#define NEWDT1_NEWDAT5 _newdt1.bit._NEWDAT5\r
+#define NEWDT1_NEWDAT6 _newdt1.bit._NEWDAT6\r
+#define NEWDT1_NEWDAT7 _newdt1.bit._NEWDAT7\r
+#define NEWDT1_NEWDAT8 _newdt1.bit._NEWDAT8\r
+#define NEWDT1_NEWDAT9 _newdt1.bit._NEWDAT9\r
+#define NEWDT1_NEWDAT10 _newdt1.bit._NEWDAT10\r
+#define NEWDT1_NEWDAT11 _newdt1.bit._NEWDAT11\r
+#define NEWDT1_NEWDAT12 _newdt1.bit._NEWDAT12\r
+#define NEWDT1_NEWDAT13 _newdt1.bit._NEWDAT13\r
+#define NEWDT1_NEWDAT14 _newdt1.bit._NEWDAT14\r
+#define NEWDT1_NEWDAT15 _newdt1.bit._NEWDAT15\r
+#define NEWDT1_NEWDAT16 _newdt1.bit._NEWDAT16\r
+#define NEWDT1_NEWDAT17 _newdt1.bit._NEWDAT17\r
+#define NEWDT1_NEWDAT18 _newdt1.bit._NEWDAT18\r
+#define NEWDT1_NEWDAT19 _newdt1.bit._NEWDAT19\r
+#define NEWDT1_NEWDAT20 _newdt1.bit._NEWDAT20\r
+#define NEWDT1_NEWDAT21 _newdt1.bit._NEWDAT21\r
+#define NEWDT1_NEWDAT22 _newdt1.bit._NEWDAT22\r
+#define NEWDT1_NEWDAT23 _newdt1.bit._NEWDAT23\r
+#define NEWDT1_NEWDAT24 _newdt1.bit._NEWDAT24\r
+#define NEWDT1_NEWDAT25 _newdt1.bit._NEWDAT25\r
+#define NEWDT1_NEWDAT26 _newdt1.bit._NEWDAT26\r
+#define NEWDT1_NEWDAT27 _newdt1.bit._NEWDAT27\r
+#define NEWDT1_NEWDAT28 _newdt1.bit._NEWDAT28\r
+#define NEWDT1_NEWDAT29 _newdt1.bit._NEWDAT29\r
+#define NEWDT1_NEWDAT30 _newdt1.bit._NEWDAT30\r
+#define NEWDT1_NEWDAT31 _newdt1.bit._NEWDAT31\r
+#define NEWDT1_NEWDAT32 _newdt1.bit._NEWDAT32\r
+#define NEWDT1_NEWDAT _newdt1.bitc._NEWDAT\r
+__IO_EXTENDED NEWDT11STR _newdt11;  \r
+#define NEWDT11 _newdt11.word\r
+#define NEWDT11_NEWDAT1 _newdt11.bit._NEWDAT1\r
+#define NEWDT11_NEWDAT2 _newdt11.bit._NEWDAT2\r
+#define NEWDT11_NEWDAT3 _newdt11.bit._NEWDAT3\r
+#define NEWDT11_NEWDAT4 _newdt11.bit._NEWDAT4\r
+#define NEWDT11_NEWDAT5 _newdt11.bit._NEWDAT5\r
+#define NEWDT11_NEWDAT6 _newdt11.bit._NEWDAT6\r
+#define NEWDT11_NEWDAT7 _newdt11.bit._NEWDAT7\r
+#define NEWDT11_NEWDAT8 _newdt11.bit._NEWDAT8\r
+#define NEWDT11_NEWDAT9 _newdt11.bit._NEWDAT9\r
+#define NEWDT11_NEWDAT10 _newdt11.bit._NEWDAT10\r
+#define NEWDT11_NEWDAT11 _newdt11.bit._NEWDAT11\r
+#define NEWDT11_NEWDAT12 _newdt11.bit._NEWDAT12\r
+#define NEWDT11_NEWDAT13 _newdt11.bit._NEWDAT13\r
+#define NEWDT11_NEWDAT14 _newdt11.bit._NEWDAT14\r
+#define NEWDT11_NEWDAT15 _newdt11.bit._NEWDAT15\r
+#define NEWDT11_NEWDAT16 _newdt11.bit._NEWDAT16\r
+__IO_EXTENDED NEWDT1L1STR _newdt1l1;  \r
+#define NEWDT1L1 _newdt1l1.byte\r
+#define NEWDT1L1_NEWDAT1 _newdt1l1.bit._NEWDAT1\r
+#define NEWDT1L1_NEWDAT2 _newdt1l1.bit._NEWDAT2\r
+#define NEWDT1L1_NEWDAT3 _newdt1l1.bit._NEWDAT3\r
+#define NEWDT1L1_NEWDAT4 _newdt1l1.bit._NEWDAT4\r
+#define NEWDT1L1_NEWDAT5 _newdt1l1.bit._NEWDAT5\r
+#define NEWDT1L1_NEWDAT6 _newdt1l1.bit._NEWDAT6\r
+#define NEWDT1L1_NEWDAT7 _newdt1l1.bit._NEWDAT7\r
+#define NEWDT1L1_NEWDAT8 _newdt1l1.bit._NEWDAT8\r
+__IO_EXTENDED NEWDT1H1STR _newdt1h1;  \r
+#define NEWDT1H1 _newdt1h1.byte\r
+#define NEWDT1H1_NEWDAT9 _newdt1h1.bit._NEWDAT9\r
+#define NEWDT1H1_NEWDAT10 _newdt1h1.bit._NEWDAT10\r
+#define NEWDT1H1_NEWDAT11 _newdt1h1.bit._NEWDAT11\r
+#define NEWDT1H1_NEWDAT12 _newdt1h1.bit._NEWDAT12\r
+#define NEWDT1H1_NEWDAT13 _newdt1h1.bit._NEWDAT13\r
+#define NEWDT1H1_NEWDAT14 _newdt1h1.bit._NEWDAT14\r
+#define NEWDT1H1_NEWDAT15 _newdt1h1.bit._NEWDAT15\r
+#define NEWDT1H1_NEWDAT16 _newdt1h1.bit._NEWDAT16\r
+__IO_EXTENDED NEWDT21STR _newdt21;  \r
+#define NEWDT21 _newdt21.word\r
+#define NEWDT21_NEWDAT17 _newdt21.bit._NEWDAT17\r
+#define NEWDT21_NEWDAT18 _newdt21.bit._NEWDAT18\r
+#define NEWDT21_NEWDAT19 _newdt21.bit._NEWDAT19\r
+#define NEWDT21_NEWDAT20 _newdt21.bit._NEWDAT20\r
+#define NEWDT21_NEWDAT21 _newdt21.bit._NEWDAT21\r
+#define NEWDT21_NEWDAT22 _newdt21.bit._NEWDAT22\r
+#define NEWDT21_NEWDAT23 _newdt21.bit._NEWDAT23\r
+#define NEWDT21_NEWDAT24 _newdt21.bit._NEWDAT24\r
+#define NEWDT21_NEWDAT25 _newdt21.bit._NEWDAT25\r
+#define NEWDT21_NEWDAT26 _newdt21.bit._NEWDAT26\r
+#define NEWDT21_NEWDAT27 _newdt21.bit._NEWDAT27\r
+#define NEWDT21_NEWDAT28 _newdt21.bit._NEWDAT28\r
+#define NEWDT21_NEWDAT29 _newdt21.bit._NEWDAT29\r
+#define NEWDT21_NEWDAT30 _newdt21.bit._NEWDAT30\r
+#define NEWDT21_NEWDAT31 _newdt21.bit._NEWDAT31\r
+#define NEWDT21_NEWDAT32 _newdt21.bit._NEWDAT32\r
+__IO_EXTENDED NEWDT2L1STR _newdt2l1;  \r
+#define NEWDT2L1 _newdt2l1.byte\r
+#define NEWDT2L1_NEWDAT17 _newdt2l1.bit._NEWDAT17\r
+#define NEWDT2L1_NEWDAT18 _newdt2l1.bit._NEWDAT18\r
+#define NEWDT2L1_NEWDAT19 _newdt2l1.bit._NEWDAT19\r
+#define NEWDT2L1_NEWDAT20 _newdt2l1.bit._NEWDAT20\r
+#define NEWDT2L1_NEWDAT21 _newdt2l1.bit._NEWDAT21\r
+#define NEWDT2L1_NEWDAT22 _newdt2l1.bit._NEWDAT22\r
+#define NEWDT2L1_NEWDAT23 _newdt2l1.bit._NEWDAT23\r
+#define NEWDT2L1_NEWDAT24 _newdt2l1.bit._NEWDAT24\r
+__IO_EXTENDED NEWDT2H1STR _newdt2h1;  \r
+#define NEWDT2H1 _newdt2h1.byte\r
+#define NEWDT2H1_NEWDAT25 _newdt2h1.bit._NEWDAT25\r
+#define NEWDT2H1_NEWDAT26 _newdt2h1.bit._NEWDAT26\r
+#define NEWDT2H1_NEWDAT27 _newdt2h1.bit._NEWDAT27\r
+#define NEWDT2H1_NEWDAT28 _newdt2h1.bit._NEWDAT28\r
+#define NEWDT2H1_NEWDAT29 _newdt2h1.bit._NEWDAT29\r
+#define NEWDT2H1_NEWDAT30 _newdt2h1.bit._NEWDAT30\r
+#define NEWDT2H1_NEWDAT31 _newdt2h1.bit._NEWDAT31\r
+#define NEWDT2H1_NEWDAT32 _newdt2h1.bit._NEWDAT32\r
+__IO_EXTENDED INTPND1STR _intpnd1;  \r
+#define INTPND1 _intpnd1.lword\r
+#define INTPND1_INTPND1 _intpnd1.bit._INTPND1\r
+#define INTPND1_INTPND2 _intpnd1.bit._INTPND2\r
+#define INTPND1_INTPND3 _intpnd1.bit._INTPND3\r
+#define INTPND1_INTPND4 _intpnd1.bit._INTPND4\r
+#define INTPND1_INTPND5 _intpnd1.bit._INTPND5\r
+#define INTPND1_INTPND6 _intpnd1.bit._INTPND6\r
+#define INTPND1_INTPND7 _intpnd1.bit._INTPND7\r
+#define INTPND1_INTPND8 _intpnd1.bit._INTPND8\r
+#define INTPND1_INTPND9 _intpnd1.bit._INTPND9\r
+#define INTPND1_INTPND10 _intpnd1.bit._INTPND10\r
+#define INTPND1_INTPND11 _intpnd1.bit._INTPND11\r
+#define INTPND1_INTPND12 _intpnd1.bit._INTPND12\r
+#define INTPND1_INTPND13 _intpnd1.bit._INTPND13\r
+#define INTPND1_INTPND14 _intpnd1.bit._INTPND14\r
+#define INTPND1_INTPND15 _intpnd1.bit._INTPND15\r
+#define INTPND1_INTPND16 _intpnd1.bit._INTPND16\r
+#define INTPND1_INTPND17 _intpnd1.bit._INTPND17\r
+#define INTPND1_INTPND18 _intpnd1.bit._INTPND18\r
+#define INTPND1_INTPND19 _intpnd1.bit._INTPND19\r
+#define INTPND1_INTPND20 _intpnd1.bit._INTPND20\r
+#define INTPND1_INTPND21 _intpnd1.bit._INTPND21\r
+#define INTPND1_INTPND22 _intpnd1.bit._INTPND22\r
+#define INTPND1_INTPND23 _intpnd1.bit._INTPND23\r
+#define INTPND1_INTPND24 _intpnd1.bit._INTPND24\r
+#define INTPND1_INTPND25 _intpnd1.bit._INTPND25\r
+#define INTPND1_INTPND26 _intpnd1.bit._INTPND26\r
+#define INTPND1_INTPND27 _intpnd1.bit._INTPND27\r
+#define INTPND1_INTPND28 _intpnd1.bit._INTPND28\r
+#define INTPND1_INTPND29 _intpnd1.bit._INTPND29\r
+#define INTPND1_INTPND30 _intpnd1.bit._INTPND30\r
+#define INTPND1_INTPND31 _intpnd1.bit._INTPND31\r
+#define INTPND1_INTPND32 _intpnd1.bit._INTPND32\r
+#define INTPND1_INTPND _intpnd1.bitc._INTPND\r
+__IO_EXTENDED INTPND11STR _intpnd11;  \r
+#define INTPND11 _intpnd11.word\r
+#define INTPND11_INTPND1 _intpnd11.bit._INTPND1\r
+#define INTPND11_INTPND2 _intpnd11.bit._INTPND2\r
+#define INTPND11_INTPND3 _intpnd11.bit._INTPND3\r
+#define INTPND11_INTPND4 _intpnd11.bit._INTPND4\r
+#define INTPND11_INTPND5 _intpnd11.bit._INTPND5\r
+#define INTPND11_INTPND6 _intpnd11.bit._INTPND6\r
+#define INTPND11_INTPND7 _intpnd11.bit._INTPND7\r
+#define INTPND11_INTPND8 _intpnd11.bit._INTPND8\r
+#define INTPND11_INTPND9 _intpnd11.bit._INTPND9\r
+#define INTPND11_INTPND10 _intpnd11.bit._INTPND10\r
+#define INTPND11_INTPND11 _intpnd11.bit._INTPND11\r
+#define INTPND11_INTPND12 _intpnd11.bit._INTPND12\r
+#define INTPND11_INTPND13 _intpnd11.bit._INTPND13\r
+#define INTPND11_INTPND14 _intpnd11.bit._INTPND14\r
+#define INTPND11_INTPND15 _intpnd11.bit._INTPND15\r
+#define INTPND11_INTPND16 _intpnd11.bit._INTPND16\r
+__IO_EXTENDED INTPND1L1STR _intpnd1l1;  \r
+#define INTPND1L1 _intpnd1l1.byte\r
+#define INTPND1L1_INTPND1 _intpnd1l1.bit._INTPND1\r
+#define INTPND1L1_INTPND2 _intpnd1l1.bit._INTPND2\r
+#define INTPND1L1_INTPND3 _intpnd1l1.bit._INTPND3\r
+#define INTPND1L1_INTPND4 _intpnd1l1.bit._INTPND4\r
+#define INTPND1L1_INTPND5 _intpnd1l1.bit._INTPND5\r
+#define INTPND1L1_INTPND6 _intpnd1l1.bit._INTPND6\r
+#define INTPND1L1_INTPND7 _intpnd1l1.bit._INTPND7\r
+#define INTPND1L1_INTPND8 _intpnd1l1.bit._INTPND8\r
+__IO_EXTENDED INTPND1H1STR _intpnd1h1;  \r
+#define INTPND1H1 _intpnd1h1.byte\r
+#define INTPND1H1_INTPND9 _intpnd1h1.bit._INTPND9\r
+#define INTPND1H1_INTPND10 _intpnd1h1.bit._INTPND10\r
+#define INTPND1H1_INTPND11 _intpnd1h1.bit._INTPND11\r
+#define INTPND1H1_INTPND12 _intpnd1h1.bit._INTPND12\r
+#define INTPND1H1_INTPND13 _intpnd1h1.bit._INTPND13\r
+#define INTPND1H1_INTPND14 _intpnd1h1.bit._INTPND14\r
+#define INTPND1H1_INTPND15 _intpnd1h1.bit._INTPND15\r
+#define INTPND1H1_INTPND16 _intpnd1h1.bit._INTPND16\r
+__IO_EXTENDED INTPND21STR _intpnd21;  \r
+#define INTPND21 _intpnd21.word\r
+#define INTPND21_INTPND17 _intpnd21.bit._INTPND17\r
+#define INTPND21_INTPND18 _intpnd21.bit._INTPND18\r
+#define INTPND21_INTPND19 _intpnd21.bit._INTPND19\r
+#define INTPND21_INTPND20 _intpnd21.bit._INTPND20\r
+#define INTPND21_INTPND21 _intpnd21.bit._INTPND21\r
+#define INTPND21_INTPND22 _intpnd21.bit._INTPND22\r
+#define INTPND21_INTPND23 _intpnd21.bit._INTPND23\r
+#define INTPND21_INTPND24 _intpnd21.bit._INTPND24\r
+#define INTPND21_INTPND25 _intpnd21.bit._INTPND25\r
+#define INTPND21_INTPND26 _intpnd21.bit._INTPND26\r
+#define INTPND21_INTPND27 _intpnd21.bit._INTPND27\r
+#define INTPND21_INTPND28 _intpnd21.bit._INTPND28\r
+#define INTPND21_INTPND29 _intpnd21.bit._INTPND29\r
+#define INTPND21_INTPND30 _intpnd21.bit._INTPND30\r
+#define INTPND21_INTPND31 _intpnd21.bit._INTPND31\r
+#define INTPND21_INTPND32 _intpnd21.bit._INTPND32\r
+__IO_EXTENDED INTPND2L1STR _intpnd2l1;  \r
+#define INTPND2L1 _intpnd2l1.byte\r
+#define INTPND2L1_INTPND17 _intpnd2l1.bit._INTPND17\r
+#define INTPND2L1_INTPND18 _intpnd2l1.bit._INTPND18\r
+#define INTPND2L1_INTPND19 _intpnd2l1.bit._INTPND19\r
+#define INTPND2L1_INTPND20 _intpnd2l1.bit._INTPND20\r
+#define INTPND2L1_INTPND21 _intpnd2l1.bit._INTPND21\r
+#define INTPND2L1_INTPND22 _intpnd2l1.bit._INTPND22\r
+#define INTPND2L1_INTPND23 _intpnd2l1.bit._INTPND23\r
+#define INTPND2L1_INTPND24 _intpnd2l1.bit._INTPND24\r
+__IO_EXTENDED INTPND2H1STR _intpnd2h1;  \r
+#define INTPND2H1 _intpnd2h1.byte\r
+#define INTPND2H1_INTPND25 _intpnd2h1.bit._INTPND25\r
+#define INTPND2H1_INTPND26 _intpnd2h1.bit._INTPND26\r
+#define INTPND2H1_INTPND27 _intpnd2h1.bit._INTPND27\r
+#define INTPND2H1_INTPND28 _intpnd2h1.bit._INTPND28\r
+#define INTPND2H1_INTPND29 _intpnd2h1.bit._INTPND29\r
+#define INTPND2H1_INTPND30 _intpnd2h1.bit._INTPND30\r
+#define INTPND2H1_INTPND31 _intpnd2h1.bit._INTPND31\r
+#define INTPND2H1_INTPND32 _intpnd2h1.bit._INTPND32\r
+__IO_EXTENDED MSGVAL1STR _msgval1;  \r
+#define MSGVAL1 _msgval1.lword\r
+#define MSGVAL1_MSGVAL1 _msgval1.bit._MSGVAL1\r
+#define MSGVAL1_MSGVAL2 _msgval1.bit._MSGVAL2\r
+#define MSGVAL1_MSGVAL3 _msgval1.bit._MSGVAL3\r
+#define MSGVAL1_MSGVAL4 _msgval1.bit._MSGVAL4\r
+#define MSGVAL1_MSGVAL5 _msgval1.bit._MSGVAL5\r
+#define MSGVAL1_MSGVAL6 _msgval1.bit._MSGVAL6\r
+#define MSGVAL1_MSGVAL7 _msgval1.bit._MSGVAL7\r
+#define MSGVAL1_MSGVAL8 _msgval1.bit._MSGVAL8\r
+#define MSGVAL1_MSGVAL9 _msgval1.bit._MSGVAL9\r
+#define MSGVAL1_MSGVAL10 _msgval1.bit._MSGVAL10\r
+#define MSGVAL1_MSGVAL11 _msgval1.bit._MSGVAL11\r
+#define MSGVAL1_MSGVAL12 _msgval1.bit._MSGVAL12\r
+#define MSGVAL1_MSGVAL13 _msgval1.bit._MSGVAL13\r
+#define MSGVAL1_MSGVAL14 _msgval1.bit._MSGVAL14\r
+#define MSGVAL1_MSGVAL15 _msgval1.bit._MSGVAL15\r
+#define MSGVAL1_MSGVAL16 _msgval1.bit._MSGVAL16\r
+#define MSGVAL1_MSGVAL17 _msgval1.bit._MSGVAL17\r
+#define MSGVAL1_MSGVAL18 _msgval1.bit._MSGVAL18\r
+#define MSGVAL1_MSGVAL19 _msgval1.bit._MSGVAL19\r
+#define MSGVAL1_MSGVAL20 _msgval1.bit._MSGVAL20\r
+#define MSGVAL1_MSGVAL21 _msgval1.bit._MSGVAL21\r
+#define MSGVAL1_MSGVAL22 _msgval1.bit._MSGVAL22\r
+#define MSGVAL1_MSGVAL23 _msgval1.bit._MSGVAL23\r
+#define MSGVAL1_MSGVAL24 _msgval1.bit._MSGVAL24\r
+#define MSGVAL1_MSGVAL25 _msgval1.bit._MSGVAL25\r
+#define MSGVAL1_MSGVAL26 _msgval1.bit._MSGVAL26\r
+#define MSGVAL1_MSGVAL27 _msgval1.bit._MSGVAL27\r
+#define MSGVAL1_MSGVAL28 _msgval1.bit._MSGVAL28\r
+#define MSGVAL1_MSGVAL29 _msgval1.bit._MSGVAL29\r
+#define MSGVAL1_MSGVAL30 _msgval1.bit._MSGVAL30\r
+#define MSGVAL1_MSGVAL31 _msgval1.bit._MSGVAL31\r
+#define MSGVAL1_MSGVAL32 _msgval1.bit._MSGVAL32\r
+#define MSGVAL1_MSGVAL _msgval1.bitc._MSGVAL\r
+__IO_EXTENDED MSGVAL11STR _msgval11;  \r
+#define MSGVAL11 _msgval11.word\r
+#define MSGVAL11_MSGVAL1 _msgval11.bit._MSGVAL1\r
+#define MSGVAL11_MSGVAL2 _msgval11.bit._MSGVAL2\r
+#define MSGVAL11_MSGVAL3 _msgval11.bit._MSGVAL3\r
+#define MSGVAL11_MSGVAL4 _msgval11.bit._MSGVAL4\r
+#define MSGVAL11_MSGVAL5 _msgval11.bit._MSGVAL5\r
+#define MSGVAL11_MSGVAL6 _msgval11.bit._MSGVAL6\r
+#define MSGVAL11_MSGVAL7 _msgval11.bit._MSGVAL7\r
+#define MSGVAL11_MSGVAL8 _msgval11.bit._MSGVAL8\r
+#define MSGVAL11_MSGVAL9 _msgval11.bit._MSGVAL9\r
+#define MSGVAL11_MSGVAL10 _msgval11.bit._MSGVAL10\r
+#define MSGVAL11_MSGVAL11 _msgval11.bit._MSGVAL11\r
+#define MSGVAL11_MSGVAL12 _msgval11.bit._MSGVAL12\r
+#define MSGVAL11_MSGVAL13 _msgval11.bit._MSGVAL13\r
+#define MSGVAL11_MSGVAL14 _msgval11.bit._MSGVAL14\r
+#define MSGVAL11_MSGVAL15 _msgval11.bit._MSGVAL15\r
+#define MSGVAL11_MSGVAL16 _msgval11.bit._MSGVAL16\r
+__IO_EXTENDED MSGVAL1L1STR _msgval1l1;  \r
+#define MSGVAL1L1 _msgval1l1.byte\r
+#define MSGVAL1L1_MSGVAL1 _msgval1l1.bit._MSGVAL1\r
+#define MSGVAL1L1_MSGVAL2 _msgval1l1.bit._MSGVAL2\r
+#define MSGVAL1L1_MSGVAL3 _msgval1l1.bit._MSGVAL3\r
+#define MSGVAL1L1_MSGVAL4 _msgval1l1.bit._MSGVAL4\r
+#define MSGVAL1L1_MSGVAL5 _msgval1l1.bit._MSGVAL5\r
+#define MSGVAL1L1_MSGVAL6 _msgval1l1.bit._MSGVAL6\r
+#define MSGVAL1L1_MSGVAL7 _msgval1l1.bit._MSGVAL7\r
+#define MSGVAL1L1_MSGVAL8 _msgval1l1.bit._MSGVAL8\r
+__IO_EXTENDED MSGVAL1H1STR _msgval1h1;  \r
+#define MSGVAL1H1 _msgval1h1.byte\r
+#define MSGVAL1H1_MSGVAL9 _msgval1h1.bit._MSGVAL9\r
+#define MSGVAL1H1_MSGVAL10 _msgval1h1.bit._MSGVAL10\r
+#define MSGVAL1H1_MSGVAL11 _msgval1h1.bit._MSGVAL11\r
+#define MSGVAL1H1_MSGVAL12 _msgval1h1.bit._MSGVAL12\r
+#define MSGVAL1H1_MSGVAL13 _msgval1h1.bit._MSGVAL13\r
+#define MSGVAL1H1_MSGVAL14 _msgval1h1.bit._MSGVAL14\r
+#define MSGVAL1H1_MSGVAL15 _msgval1h1.bit._MSGVAL15\r
+#define MSGVAL1H1_MSGVAL16 _msgval1h1.bit._MSGVAL16\r
+__IO_EXTENDED MSGVAL21STR _msgval21;  \r
+#define MSGVAL21 _msgval21.word\r
+#define MSGVAL21_MSGVAL17 _msgval21.bit._MSGVAL17\r
+#define MSGVAL21_MSGVAL18 _msgval21.bit._MSGVAL18\r
+#define MSGVAL21_MSGVAL19 _msgval21.bit._MSGVAL19\r
+#define MSGVAL21_MSGVAL20 _msgval21.bit._MSGVAL20\r
+#define MSGVAL21_MSGVAL21 _msgval21.bit._MSGVAL21\r
+#define MSGVAL21_MSGVAL22 _msgval21.bit._MSGVAL22\r
+#define MSGVAL21_MSGVAL23 _msgval21.bit._MSGVAL23\r
+#define MSGVAL21_MSGVAL24 _msgval21.bit._MSGVAL24\r
+#define MSGVAL21_MSGVAL25 _msgval21.bit._MSGVAL25\r
+#define MSGVAL21_MSGVAL26 _msgval21.bit._MSGVAL26\r
+#define MSGVAL21_MSGVAL27 _msgval21.bit._MSGVAL27\r
+#define MSGVAL21_MSGVAL28 _msgval21.bit._MSGVAL28\r
+#define MSGVAL21_MSGVAL29 _msgval21.bit._MSGVAL29\r
+#define MSGVAL21_MSGVAL30 _msgval21.bit._MSGVAL30\r
+#define MSGVAL21_MSGVAL31 _msgval21.bit._MSGVAL31\r
+#define MSGVAL21_MSGVAL32 _msgval21.bit._MSGVAL32\r
+__IO_EXTENDED MSGVAL2L1STR _msgval2l1;  \r
+#define MSGVAL2L1 _msgval2l1.byte\r
+#define MSGVAL2L1_MSGVAL17 _msgval2l1.bit._MSGVAL17\r
+#define MSGVAL2L1_MSGVAL18 _msgval2l1.bit._MSGVAL18\r
+#define MSGVAL2L1_MSGVAL19 _msgval2l1.bit._MSGVAL19\r
+#define MSGVAL2L1_MSGVAL20 _msgval2l1.bit._MSGVAL20\r
+#define MSGVAL2L1_MSGVAL21 _msgval2l1.bit._MSGVAL21\r
+#define MSGVAL2L1_MSGVAL22 _msgval2l1.bit._MSGVAL22\r
+#define MSGVAL2L1_MSGVAL23 _msgval2l1.bit._MSGVAL23\r
+#define MSGVAL2L1_MSGVAL24 _msgval2l1.bit._MSGVAL24\r
+__IO_EXTENDED MSGVAL2H1STR _msgval2h1;  \r
+#define MSGVAL2H1 _msgval2h1.byte\r
+#define MSGVAL2H1_MSGVAL25 _msgval2h1.bit._MSGVAL25\r
+#define MSGVAL2H1_MSGVAL26 _msgval2h1.bit._MSGVAL26\r
+#define MSGVAL2H1_MSGVAL27 _msgval2h1.bit._MSGVAL27\r
+#define MSGVAL2H1_MSGVAL28 _msgval2h1.bit._MSGVAL28\r
+#define MSGVAL2H1_MSGVAL29 _msgval2h1.bit._MSGVAL29\r
+#define MSGVAL2H1_MSGVAL30 _msgval2h1.bit._MSGVAL30\r
+#define MSGVAL2H1_MSGVAL31 _msgval2h1.bit._MSGVAL31\r
+#define MSGVAL2H1_MSGVAL32 _msgval2h1.bit._MSGVAL32\r
+__IO_EXTENDED COER1STR _coer1;  \r
+#define COER1 _coer1.byte\r
+#define COER1_OE _coer1.bit._OE\r
+#  undef ___IOWIDTH\r
+#endif                   /* __MB90XXX_H */\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/serial/serial.c b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/serial/serial.c
new file mode 100644 (file)
index 0000000..1d26f67
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/serial/serial.c
@@ -0,0 +1,218 @@
+/*\r
+       FreeRTOS.org V4.6.1 - Copyright (C) 2003-2007 Richard Barry.\r
+\r
+       This file is part of the FreeRTOS.org distribution.\r
+\r
+       FreeRTOS.org is free software; you can redistribute it and/or modify\r
+       it under the terms of the GNU General Public License as published by\r
+       the Free Software Foundation; either version 2 of the License, or\r
+       (at your option) any later version.\r
+\r
+       FreeRTOS.org is distributed in the hope that it will be useful,\r
+       but WITHOUT ANY WARRANTY; without even the implied warranty of\r
+       MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\r
+       GNU General Public License for more details.\r
+\r
+       You should have received a copy of the GNU General Public License\r
+       along with FreeRTOS.org; if not, write to the Free Software\r
+       Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA\r
+\r
+       A special exception to the GPL can be applied should you wish to distribute\r
+       a combined work that includes FreeRTOS.org, without being obliged to provide\r
+       the source code for any proprietary components.  See the licensing section \r
+       of http://www.FreeRTOS.org for full details of how and when the exception\r
+       can be applied.\r
+\r
+       ***************************************************************************\r
+       See http://www.FreeRTOS.org for documentation, latest information, license \r
+       and contact details.  Please ensure to read the configuration and relevant \r
+       port sections of the online documentation.\r
+\r
+       Also see http://www.SafeRTOS.com a version that has been certified for use\r
+       in safety critical systems, plus commercial licensing, development and\r
+       support options.\r
+       ***************************************************************************\r
+*/\r
+\r
+\r
+/* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.   \r
+ * \r
+ * This file only supports UART 1\r
+ */\r
+\r
+/* Standard includes. */\r
+#include <stdlib.h>\r
+\r
+/* Scheduler includes. */\r
+#include "FreeRTOS.h"\r
+#include "queue.h"\r
+#include "task.h"\r
+\r
+/* Demo application includes. */\r
+#include "serial.h"\r
+\r
+/* The queue used to hold received characters. */\r
+static xQueueHandle xRxedChars; \r
+\r
+/* The queue used to hold characters waiting transmission. */\r
+static xQueueHandle xCharsForTx; \r
+\r
+static volatile portSHORT sTHREEmpty;\r
+\r
+static volatile portSHORT queueFail = pdFALSE;\r
+\r
+/*-----------------------------------------------------------*/\r
+\r
+xComPortHandle xSerialPortInitMinimal( unsigned portLONG ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )\r
+{\r
+\r
+       /* Initialise the hardware. */\r
+       portENTER_CRITICAL();\r
+       {\r
+               /* Create the queues used by the com test task. */\r
+               xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );\r
+               xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );\r
+\r
+               if ( xRxedChars == 0)\r
+               {\r
+                       queueFail = pdTRUE;\r
+               }\r
+               \r
+               if ( xCharsForTx == 0)\r
+               {\r
+                       queueFail = pdTRUE;\r
+               }\r
+               \r
+               /* Initialize UART asynchronous mode */\r
+               BGR0 = configCLKP1_CLOCK_HZ / ulWantedBaud;\r
+                 \r
+               SCR0 = 0x17;    /* 8N1 */\r
+               SMR0 = 0x0d;    /* enable SOT3, Reset, normal mode */\r
+               SSR0 = 0x02;    /* LSB first, enable receive interrupts */\r
+  \r
+               PIER08_IE2 = 1;  /* enable input */\r
+               DDR08_D2 = 0;    /* switch P08_2 to input */\r
+               DDR08_D3 = 1;    /* switch P08_3 to output */\r
+       }\r
+       portEXIT_CRITICAL();\r
+       \r
+       /* Unlike other ports, this serial code does not allow for more than one\r
+       com port.  We therefore don't return a pointer to a port structure and can\r
+       instead just return NULL. */\r
+       return NULL;\r
+}\r
+/*-----------------------------------------------------------*/\r
+\r
+signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed portCHAR *pcRxedChar, portTickType xBlockTime )\r
+{\r
+       /* Get the next character from the buffer.  Return false if no characters\r
+       are available, or arrive before xBlockTime expires. */\r
+       if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )\r
+       {\r
+               return pdTRUE;\r
+       }\r
+       else\r
+       {\r
+               return pdFALSE;\r
+       }\r
+}\r
+/*-----------------------------------------------------------*/\r
+\r
+signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed portCHAR cOutChar, portTickType xBlockTime )\r
+{\r
+signed portBASE_TYPE xReturn;\r
+\r
+       /* Transmit a character. */\r
+       portENTER_CRITICAL();\r
+       {\r
+               if( sTHREEmpty == pdTRUE )\r
+               {\r
+                       /* If sTHREEmpty is true then the UART Tx ISR has indicated that \r
+                       there are no characters queued to be transmitted - so we can\r
+                       write the character directly to the shift Tx register. */\r
+                       sTHREEmpty = pdFALSE;\r
+                       TDR0 = cOutChar;\r
+                       xReturn = pdPASS;\r
+               }\r
+               else\r
+               {\r
+                       /* sTHREEmpty is false, so there are still characters waiting to be\r
+                       transmitted.  We have to queue this character so it gets \r
+                       transmitted     in turn. */\r
+\r
+                       /* Return false if after the block time there is no room on the Tx \r
+                       queue.  It is ok to block inside a critical section as each task\r
+                       maintains it's own critical section status. */\r
+                       if (xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) == pdTRUE)\r
+                       {\r
+                               xReturn = pdPASS;\r
+                       }\r
+                       else\r
+                       {\r
+                               xReturn = pdFAIL;\r
+                       }\r
+               }\r
+               \r
+               if (pdPASS == xReturn)\r
+               {\r
+                       /* Turn on the Tx interrupt so the ISR will remove the character from the\r
+                       queue and send it.   This does not need to be in a critical section as\r
+                       if the interrupt has already removed the character the next interrupt\r
+                       will simply turn off the Tx interrupt again. */\r
+                       SSR0_TIE = 1;\r
+               }\r
+               \r
+       }\r
+       portEXIT_CRITICAL();\r
+\r
+       return pdPASS;\r
+}\r
+/*-----------------------------------------------------------*/\r
+\r
+/*\r
+ * UART RX interrupt service routine.\r
+ */\r
+ __interrupt void UART0_RxISR (void)\r
+{\r
+       volatile signed portCHAR cChar;\r
+       \r
+       /* Get the character from the UART and post it on the queue of Rxed \r
+       characters. */\r
+       cChar = RDR0;\r
+       \r
+       if( xQueueGenericSendFromISR( xRxedChars, (const void * const) &cChar, (signed portBASE_TYPE) pdFALSE, (portBASE_TYPE) 0 ) )\r
+       {\r
+               /*If the post causes a task to wake force a context switch \r
+               as the woken task may have a higher priority than the task we have \r
+               interrupted. */\r
+               portYIELDFromISR();\r
+       }\r
+}\r
+\r
+/*-----------------------------------------------------------*/\r
+\r
+/*\r
+ * UART Tx interrupt service routine.\r
+ */\r
+__interrupt void UART0_TxISR (void)\r
+{\r
+       signed portCHAR cChar;\r
+       signed portBASE_TYPE xTaskWoken;\r
+\r
+       /* The previous character has been transmitted.  See if there are any\r
+       further characters waiting transmission. */\r
+       if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xTaskWoken ) == pdTRUE )\r
+       {\r
+               /* There was another character queued - transmit it now. */\r
+               TDR0 = cChar;\r
+       }\r
+       else\r
+       {\r
+               /* There were no other characters to transmit. */\r
+               sTHREEmpty = pdTRUE;\r
+               \r
+               /* Disable transmit interrupts */\r
+               SSR0_TIE = 0;\r
+       }\r
+}\r
+\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/utility/taskutility.c b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/utility/taskutility.c
new file mode 100644 (file)
index 0000000..bd78367
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/utility/taskutility.c
@@ -0,0 +1,198 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*------------------------------------------------------------------------\r
+  taskutility.C\r
+  - \r
+-------------------------------------------------------------------------*/\r
+\r
+ \r
+/*************************@INCLUDE_START************************/\r
+#include "mb96348hs.h"\r
+#include "FreeRTOS.h"\r
+#include "task.h"\r
+\r
+\r
+static void vUART1Task( void *pvParameters );\r
+\r
+/**************************@INCLUDE_END*************************/\r
+/*********************@GLOBAL_VARIABLES_START*******************/\r
+const char ASCII[] = "0123456789ABCDEF";\r
+\r
+xTaskHandle UART_TaskHandle;\r
+\r
+void InitUart1(void)\r
+{\r
+       /* Initialize UART asynchronous mode */\r
+       BGR1 = configCLKP1_CLOCK_HZ / 9600;     /* 9600 Baud @ CLKP1 - 56 MHz */\r
+                 \r
+       SCR1 = 0x17;    /* 8N1 */\r
+       SMR1 = 0x0d;    /* enable SOT3, Reset, normal mode */\r
+       SSR1 = 0x02;    /* LSB first, enable receive interrupts */\r
+  \r
+       PIER08_IE5 = 1;  /* enable input */\r
+       DDR08_D5 = 0;    /* switch P08_5 to input */\r
+       DDR08_D6 = 1;    /* switch P08_6 to output */\r
+}\r
+\r
+void Putch1(char ch)         /* sends a char */\r
+{\r
+  while (SSR1_TDRE == 0);    /* wait for transmit buffer empty         */\r
+  TDR1 = ch;                 /* put ch into buffer                     */\r
+}\r
+\r
+char Getch1(void)            /* waits for and returns incomming char   */\r
+{\r
+  volatile unsigned ch;\r
+  \r
+  while(SSR1_RDRF == 0);        /* wait for data received      */\r
+  if (SSR1_ORE)              /* overrun error          */\r
+  {\r
+    ch = RDR1;              /* reset error flags               */\r
+    return (char)(-1);\r
+  }\r
+  else\r
+  return (RDR1);            /* return char                     */\r
+}\r
+\r
+void Puts1(const char *Name1)  /* Puts a String to UART */\r
+{\r
+  volatile portSHORT i,len;\r
+  len = strlen(Name1);\r
+       \r
+  for (i=0; i<strlen(Name1); i++)   /* go through string                     */\r
+  {\r
+    if (Name1[i] == 10)\r
+      Putch1(13);\r
+    Putch1(Name1[i]);              /* send it out                           */\r
+  }\r
+}\r
+\r
+void Puthex1(unsigned long n, unsigned char digits)\r
+{\r
+   unsigned portCHAR digit=0,div=0,i;\r
+\r
+   div=(4*(digits-1)); /* init shift divisor */\r
+   for (i=0;i<digits;i++)\r
+   {\r
+     digit = ((n >> div)&0xF); /* get hex-digit value */\r
+        Putch1(digit + ((digit < 0xA) ? '0' : 'A' - 0xA));\r
+     div-=4;                   /* next digit shift */\r
+   }\r
+}\r
+\r
+void Putdec1(unsigned long x, int digits)\r
+{\r
+       portSHORT i;\r
+       portCHAR buf[10],sign=1;\r
+       \r
+       if (digits < 0) {     /* should be print of zero? */\r
+         digits *= (-1);\r
+         sign =1;\r
+       }  \r
+       buf[digits]='\0';                       /* end sign of string */\r
+       \r
+       for (i=digits; i>0; i--) {\r
+               buf[i-1] = ASCII[x % 10];\r
+               x = x/10;\r
+       }\r
+\r
+    if ( sign )\r
+    {\r
+         for (i=0; buf[i]=='0'; i++) { /* no print of zero */\r
+               if ( i<digits-1)\r
+                       buf[i] = ' ';\r
+         }             \r
+    }\r
+    \r
+       Puts1(buf);                                     /* send string */\r
+}\r
+\r
+void vTraceListTasks( unsigned portBASE_TYPE uxPriority )\r
+{\r
+       portENTER_CRITICAL();\r
+       InitUart1();\r
+       portENTER_CRITICAL();\r
+       xTaskCreate( vUART1Task , ( signed portCHAR * ) "UART1",  ( unsigned portSHORT ) 2048, ( void * ) NULL, uxPriority, &UART_TaskHandle );\r
+}\r
+\r
+static void vUART1Task( void *pvParameters )\r
+{\r
+       portCHAR tasklist_buff[512];\r
+       portCHAR trace_buff[512];\r
+       unsigned portLONG trace_len;\r
+       signed portLONG i, j, l=0;\r
+       \r
+       unsigned portCHAR ch;   \r
+       \r
+       ( void ) pvParameters;\r
+       \r
+       Puts1("\n -------------MB96348 FreeRTOS DEMO Task List and Trace Utility----------- \n");\r
+\r
+       for(;;)\r
+       {\r
+               Puts1("\n\rPress any of the following keys for the corresponding functionality: ");\r
+\r
+               Puts1("\n\r1: To call vTaskList() and display current task status ");\r
+\r
+               Puts1("\n\r2: To call vTaskStartTrace() and to display trace results once the trace ends");\r
+\r
+               SSR1_RIE=1;\r
+\r
+               vTaskSuspend(NULL);\r
+\r
+               ch=Getch1();\r
+\r
+               switch ( ch ) \r
+               {\r
+                       case '1':\r
+                               vTaskList( ( signed char * ) tasklist_buff );\r
+                               Puts1("\n\rThe current task list is as follows....");\r
+                               Puts1("\n\r----------------------------------------------");\r
+                               Puts1("\n\rName          State  Priority  Stack   Number");\r
+                               Puts1("\n\r----------------------------------------------");\r
+                               Puts1(tasklist_buff);\r
+                               Puts1("\r----------------------------------------------");\r
+                               break;\r
+\r
+                       case '2':\r
+                               vTaskStartTrace(( signed char * ) trace_buff, 512);\r
+                               Puts1("\n\rThe trace started!!");\r
+                               vTaskDelay( ( portTickType ) 500);\r
+                               trace_len = ulTaskEndTrace();\r
+                               Puts1("\n\rThe trace ended!!");\r
+                               Puts1("\n\rThe trace is as follows....");\r
+                               Puts1("\n\r--------------------------------------------------------");\r
+                               Puts1("\n\r  Tick     | Task Number  |     Tick     | Task Number  |");\r
+                               Puts1("\n\r--------------------------------------------------------\n\r");\r
+                               \r
+                               for( i = 0 ; i < trace_len ; i+=4 )\r
+                               {\r
+                                       for( j = i+3 ; j >= i ; j-- )\r
+                                       {\r
+                                               Puthex1(trace_buff[j],2);\r
+                                       }\r
+                                       Puts1("   |   ");\r
+                                       l++;\r
+                                       if ( l == 4)\r
+                                       {\r
+                                               Puts1("\n");\r
+                                               l = 0;\r
+                                       }       \r
+                               }\r
+                               Puts1("\r--------------------------------------------------------");\r
+                               break;\r
+                               \r
+                       default:\r
+                               break;\r
+               }\r
+               Puts1("\n");\r
+       }\r
+}\r
+\r
+__interrupt void UART1_RxISR ( void )\r
+{\r
+       SSR1_RIE=0;\r
+       vTaskResume( UART_TaskHandle );\r
+}\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/vectors.c b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/vectors.c
new file mode 100644 (file)
index 0000000..dfad0da
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/vectors.c
@@ -0,0 +1,199 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*---------------------------------------------------------------------------\r
+  VECTORS.C\r
+  - Interrupt level (priority) setting\r
+  - Interrupt vector definition\r
+-----------------------------------------------------------------------------*/\r
+\r
+#include "mb96348hs.h"\r
+#include "config.h"\r
+\r
+/*---------------------------------------------------------------------------\r
+   InitIrqLevels()\r
+   This function  pre-sets all interrupt control registers. It can be used\r
+   to set all interrupt priorities in static applications. If this file\r
+   contains assignments to dedicated resources, verify  that the\r
+   appropriate controller is used.\r
+   NOTE: value 7 disables the interrupt and value 0 sets highest priority.\r
+-----------------------------------------------------------------------------*/\r
+\r
+#define MIN_ICR  12\r
+#define MAX_ICR  96\r
+\r
+#define DEFAULT_ILM_MASK 7\r
+\r
+void InitIrqLevels(void)\r
+{\r
+  volatile int irq;\r
+  \r
+  for (irq = MIN_ICR; irq <= MAX_ICR; irq++) \r
+  {\r
+    ICR = (irq << 8) | DEFAULT_ILM_MASK;\r
+  }\r
+\r
+  ICR = ((51 & 0xFF) << 8) | 6;                /* Reload Timer 0 of MB9634x Series */\r
+  ICR = ((12 & 0xFF) << 8) | 6;                /* Delayed interrupt of 16FX Family */\r
+  \r
+#if ( INCLUDE_AltStartComTestTasks == 1 )  \r
+  ICR = (79 << 8) | 5;                         /* UART 0 Rx of MB9634x Series*/\r
+  ICR = (80 << 8) | 5;                         /* UART 0 Tx of MB9634x Series*/\r
+#endif\r
+  \r
+#if ( INCLUDE_TraceListTasks == 1 )    \r
+  ICR = (81 << 8) | 5;                         /* UART 1 Rx of MB9634x Series*/\r
+#endif  \r
+}\r
+\r
+/*---------------------------------------------------------------------------\r
+   Prototypes\r
+   Add your own prototypes here. Each vector definition needs is proto-\r
+   type. Either do it here or include a header file containing them.\r
+-----------------------------------------------------------------------------*/\r
+\r
+__interrupt void DefaultIRQHandler (void);\r
+\r
+extern __interrupt void prvRLT0_TICKISR (void);\r
+\r
+#if ( INCLUDE_AltStartComTestTasks == 1 ) \r
+extern __interrupt void UART0_RxISR (void);\r
+extern __interrupt void UART0_TxISR (void);\r
+#endif  \r
+\r
+extern __interrupt void vPortYield (void);\r
+extern __interrupt void vPortYieldDelayed (void);\r
+\r
+#if ( INCLUDE_TraceListTasks == 1 )    \r
+extern __interrupt void UART1_RxISR (void);\r
+#endif    \r
+/*---------------------------------------------------------------------------\r
+   Vector definiton for MB9634x\r
+   Use following statements to define vectors. All resource related\r
+   vectors are predefined. Remaining software interrupts can be added here\r
+   as well.\r
+   NOTE: If software interrupts 0 to 7 are defined here, this might \r
+   conflict with the reset vector in the start-up file.\r
+-----------------------------------------------------------------------------*/\r
+\r
+#pragma intvect DefaultIRQHandler 11   /* Non-maskable Interrupt       */\r
+\r
+#pragma intvect vPortYieldDelayed 12   /* Delayed Interrupt            */\r
+\r
+#pragma intvect DefaultIRQHandler 13   /* RC Timer                     */\r
+#pragma intvect DefaultIRQHandler 14   /* Main Clock Timer             */\r
+#pragma intvect DefaultIRQHandler 15   /* Sub Clock Timer              */\r
+#pragma intvect DefaultIRQHandler 16   /* Reserved                     */\r
+#pragma intvect DefaultIRQHandler 17   /* EXT0                         */\r
+#pragma intvect DefaultIRQHandler 18   /* EXT1                         */\r
+#pragma intvect DefaultIRQHandler 19   /* EXT2                         */\r
+#pragma intvect DefaultIRQHandler 20   /* EXT3                         */\r
+#pragma intvect DefaultIRQHandler 21   /* EXT4                         */\r
+#pragma intvect DefaultIRQHandler 22   /* EXT5                         */\r
+#pragma intvect DefaultIRQHandler 23   /* EXT6                         */\r
+#pragma intvect DefaultIRQHandler 24   /* EXT7                         */\r
+#pragma intvect DefaultIRQHandler 25   /* EXT8                         */\r
+#pragma intvect DefaultIRQHandler 26   /* EXT9                         */\r
+#pragma intvect DefaultIRQHandler 27   /* EXT10                        */\r
+#pragma intvect DefaultIRQHandler 28   /* EXT11                        */\r
+#pragma intvect DefaultIRQHandler 29   /* EXT12                        */\r
+#pragma intvect DefaultIRQHandler 30   /* EXT13                        */\r
+#pragma intvect DefaultIRQHandler 31   /* EXT14                        */\r
+#pragma intvect DefaultIRQHandler 32   /* EXT15                        */\r
+#pragma intvect DefaultIRQHandler 33   /* CAN0                         */\r
+#pragma intvect DefaultIRQHandler 34   /* CAN1                         */\r
+#pragma intvect DefaultIRQHandler 35   /* PPG0                         */\r
+#pragma intvect DefaultIRQHandler 36   /* PPG1                         */\r
+#pragma intvect DefaultIRQHandler 37   /* PPG2                         */\r
+#pragma intvect DefaultIRQHandler 38   /* PPG3                         */\r
+#pragma intvect DefaultIRQHandler 39   /* PPG4                         */\r
+#pragma intvect DefaultIRQHandler 40   /* PPG5                         */\r
+#pragma intvect DefaultIRQHandler 41   /* PPG6                         */\r
+#pragma intvect DefaultIRQHandler 42   /* PPG7                         */\r
+#pragma intvect DefaultIRQHandler 43   /* PPG8                         */\r
+#pragma intvect DefaultIRQHandler 44   /* PPG9                         */\r
+#pragma intvect DefaultIRQHandler 45   /* PPG10                        */\r
+#pragma intvect DefaultIRQHandler 46   /* PPG11                        */\r
+#pragma intvect DefaultIRQHandler 47   /* PPG12                        */\r
+#pragma intvect DefaultIRQHandler 48   /* PPG13                        */\r
+#pragma intvect DefaultIRQHandler 49   /* PPG14                        */\r
+#pragma intvect DefaultIRQHandler 50   /* PPG15                        */\r
+\r
+#pragma intvect prvRLT0_TICKISR   51   /* RLT0                         */\r
+\r
+#pragma intvect DefaultIRQHandler 52   /* RLT1                         */\r
+#pragma intvect DefaultIRQHandler 53   /* RLT2                         */\r
+#pragma intvect DefaultIRQHandler 54   /* RLT3                         */\r
+#pragma intvect DefaultIRQHandler 55   /* PPGRLT - RLT6                */\r
+#pragma intvect DefaultIRQHandler 56   /* ICU0                         */\r
+#pragma intvect DefaultIRQHandler 57   /* ICU1                         */\r
+#pragma intvect DefaultIRQHandler 58   /* ICU2                         */\r
+#pragma intvect DefaultIRQHandler 59   /* ICU3                         */\r
+#pragma intvect DefaultIRQHandler 60   /* ICU4                         */\r
+#pragma intvect DefaultIRQHandler 61   /* ICU5                         */\r
+#pragma intvect DefaultIRQHandler 62   /* ICU6                         */\r
+#pragma intvect DefaultIRQHandler 63   /* ICU7                         */\r
+#pragma intvect DefaultIRQHandler 64   /* OCU0                         */\r
+#pragma intvect DefaultIRQHandler 65   /* OCU1                         */\r
+#pragma intvect DefaultIRQHandler 66   /* OCU2                         */\r
+#pragma intvect DefaultIRQHandler 67   /* OCU3                         */\r
+#pragma intvect DefaultIRQHandler 68   /* OCU4                         */\r
+#pragma intvect DefaultIRQHandler 69   /* OCU5                         */\r
+#pragma intvect DefaultIRQHandler 70   /* OCU6                         */\r
+#pragma intvect DefaultIRQHandler 71   /* OCU7                         */\r
+#pragma intvect DefaultIRQHandler 72   /* FRT0                         */\r
+#pragma intvect DefaultIRQHandler 73   /* FRT1                         */\r
+#pragma intvect DefaultIRQHandler 74   /* I2C0                         */\r
+#pragma intvect DefaultIRQHandler 75   /* I2C1                         */\r
+#pragma intvect DefaultIRQHandler 76   /* ADC                          */\r
+#pragma intvect DefaultIRQHandler 77   /* ALARM0                       */\r
+#pragma intvect DefaultIRQHandler 78   /* ALARM1                       */\r
+\r
+#if ( INCLUDE_AltStartComTestTasks == 1 )  \r
+#pragma intvect UART0_RxISR       79   /* LIN-UART 0 RX                */\r
+#pragma intvect UART0_TxISR       80   /* LIN-UART 0 TX                */\r
+#else\r
+#pragma intvect DefaultIRQHandler 79   /* LIN-UART 0 RX                */\r
+#pragma intvect DefaultIRQHandler 80   /* LIN-UART 0 TX                */\r
+#endif\r
+\r
+#if ( INCLUDE_TraceListTasks == 1 )   \r
+#pragma intvect UART1_RxISR      81   /* LIN-UART 1 RX                */\r
+#else\r
+#pragma intvect DefaultIRQHandler 81   /* LIN-UART 1 RX                */\r
+#endif\r
+\r
+#pragma intvect DefaultIRQHandler 82   /* LIN-UART 1 TX                */\r
+#pragma intvect DefaultIRQHandler 83   /* LIN-UART 2 RX                */\r
+#pragma intvect DefaultIRQHandler 84   /* LIN-UART 2 TX                */\r
+#pragma intvect DefaultIRQHandler 85   /* LIN-UART 3 RX                */\r
+#pragma intvect DefaultIRQHandler 86   /* LIN-UART 3 TX                */\r
+#pragma intvect DefaultIRQHandler 87   /* MAIN FLASH IRQ               */\r
+#pragma intvect DefaultIRQHandler 88   /* SATELLITE FLASH IRQ (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 89   /* LIN-UART 7 RX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 90   /* LIN-UART 7 TX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 91   /* LIN-UART 8 RX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 92   /* LIN-UART 8 TX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 93   /* LIN-UART 9 RX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 94   /* LIN-UART 9 TX (not on all devices) */\r
+#pragma intvect DefaultIRQHandler 95   /* RTC (not on all devices)     */\r
+#pragma intvect DefaultIRQHandler 96   /* CAL (not on all devices)     */\r
+\r
+#pragma intvect vPortYield               122  /* INT #122       */\r
+\r
+/*---------------------------------------------------------------------------\r
+   DefaultIRQHandler()\r
+   This function is a placeholder for all vector definitions. Either use\r
+   your own placeholder or add necessary code here. \r
+-----------------------------------------------------------------------------*/\r
+\r
+__interrupt \r
+void DefaultIRQHandler (void)\r
+{\r
+    __DI();                              /* disable interrupts */\r
+    while(1)\r
+    {\r
+        __wait_nop();                    /* halt system */\r
+    }\r
+}
\ No newline at end of file

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/watchdog/watchdog.c b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/watchdog/watchdog.c
new file mode 100644 (file)
index 0000000..fdbdff8
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/watchdog/watchdog.c
@@ -0,0 +1,62 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*------------------------------------------------------------------------\r
+  watchdog.c\r
+  - This file contains the function deefinition for hardware watchdog.\r
+-------------------------------------------------------------------------*/\r
+\r
+#include "mb96348hs.h"\r
+#include "FreeRTOS.h"\r
+#include "task.h"\r
+#include "watchdog.h"\r
+\r
+/*---------------------------------------------------------------------------\r
+ * Setup Watchdog\r
+ *---------------------------------------------------------------------------*/ \r
+#if WATCHDOG != WTC_NONE\r
+void InitWatchdog(void)\r
+{\r
+       WDTC_WTI = WTC_PER_2_23;        /* 2^23/CLKWT */\r
+       WDTC_WTCS = WTC_CLKMC;                  /* CLKWT=CLKMC, Watchdog expiration delay = 2.097s @ 4MHZ CLKMC*/\r
+       WDTCP = 0x00;                                   /* Activate Watchdog, Clear Pattern 0x00 */\r
+}\r
+#endif\r
+\r
+/*---------------------------------------------------------------------------\r
+ * The below task clears the watchdog and blocks itself for WTC_CLR_PER ticks.\r
+ *---------------------------------------------------------------------------*/ \r
+#if WATCHDOG == WTC_IN_TASK    \r
+static void prvWatchdogTask    ( void *pvParameters )\r
+{\r
+       const portTickType xFrequency = WTC_CLR_PER;\r
+    portTickType xLastWakeTime;\r
+\r
+       ( void ) pvParameters;\r
+       \r
+       /* Get currrent tick count */ \r
+       xLastWakeTime = xTaskGetTickCount();\r
+       \r
+    for( ; ; )\r
+    {\r
+               /* Get currrent tick count */ \r
+           xLastWakeTime = xTaskGetTickCount();\r
+               \r
+               Kick_Watchdog();\r
+                          \r
+               /* Block the task for WTC_CLR_PER ticks (1s) at watchdog overflow period of WTC_PER_2_23 CLKMC cycles */ \r
+               vTaskDelayUntil( &xLastWakeTime, xFrequency );\r
+       } \r
+}\r
+#endif\r
+\r
+/*---------------------------------------------------------------------------\r
+ * The below function creates hardware watchdog task.\r
+ *---------------------------------------------------------------------------*/ \r
+#if WATCHDOG == WTC_IN_TASK    \r
+void vStartWatchdogTask( unsigned portBASE_TYPE uxPriority ) \r
+{\r
+       xTaskCreate( prvWatchdogTask , ( signed portCHAR * ) "KickWTC",   portMINIMAL_STACK_SIZE, ( void * ) NULL, uxPriority, ( xTaskHandle * ) NULL );\r
+}\r
+#endif\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/watchdog/watchdog.h b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/watchdog/watchdog.h
new file mode 100644 (file)
index 0000000..057c6af
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/Src/watchdog/watchdog.h
@@ -0,0 +1,73 @@
+/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */\r
+/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */\r
+/* ELIGIBILITY FOR ANY PURPOSES.                                             */\r
+/*                 (C) Fujitsu Microelectronics Europe GmbH                  */\r
+/*------------------------------------------------------------------------\r
+  watchdog.h\r
+  - This file contains the defines and function declaration for hardware watchdog.\r
+-------------------------------------------------------------------------*/\r
+/* \r
+ * Clear watchdog defines \r
+ */\r
+#define        WTC_NONE        0               /* Don't initialize and clear watchdog */\r
+#define        WTC_IN_TASK     1               /* Clear Watchdog in dedicated task */\r
+#define        WTC_IN_TICK     2               /* Clear Watchdog in TICK Hook */\r
+#define        WTC_IN_IDLE     3               /* Clear Watchdog in Idle Hook */\r
+\r
+#define WATCHDOG WTC_IN_TASK   /* Clear Watchdog in vWatchdogTask() */\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Watchdog period defines\r
+ */\r
+#define        WTC_PER_2_9             0       /* The watchdog period is 2^9/CLKWT */\r
+#define        WTC_PER_2_10    1       /* The watchdog period is 2^10/CLKWT */\r
+#define        WTC_PER_2_11    2       /* The watchdog period is 2^11/CLKWT */\r
+#define        WTC_PER_2_12    3       /* The watchdog period is 2^12/CLKWT */\r
+#define        WTC_PER_2_13    4       /* The watchdog period is 2^13/CLKWT */\r
+#define        WTC_PER_2_14    5       /* The watchdog period is 2^14/CLKWT */\r
+#define        WTC_PER_2_15    6       /* The watchdog period is 2^15/CLKWT */\r
+#define        WTC_PER_2_16    7       /* The watchdog period is 2^16/CLKWT */\r
+#define        WTC_PER_2_17    8       /* The watchdog period is 2^17/CLKWT */\r
+#define        WTC_PER_2_18    9       /* The watchdog period is 2^18/CLKWT */\r
+#define        WTC_PER_2_19    10      /* The watchdog period is 2^19/CLKWT */\r
+#define        WTC_PER_2_20    11      /* The watchdog period is 2^20/CLKWT */\r
+#define        WTC_PER_2_21    12      /* The watchdog period is 2^21/CLKWT */\r
+#define        WTC_PER_2_22    13      /* The watchdog period is 2^22/CLKWT */\r
+#define        WTC_PER_2_23    14      /* The watchdog period is 2^23/CLKWT */\r
+#define        WTC_PER_2_24    15      /* The watchdog period is 2^24/CLKWT */\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Watchdog Clock source defines\r
+ */\r
+#define        WTC_CLKRC0              0       /* The watchdog clock is CLKRC */\r
+#define        WTC_CLKRC1              1       /* The watchdog clock is CLKRC, \r
+                                                          changing RC clock while watchdog opeation causes reset */\r
+#define        WTC_CLKMC               2       /* The watchdog clock is CLKMC */\r
+#define        WTC_CLKSC               3       /* The watchdog clock is CLKSC */\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Watchdog Reset at transition to Stop mode defines\r
+ */\r
+#define        WTC_RSTP_0              0       /* No watchdog reset at transition to Stop mode */\r
+#define        WTC_RSTP_1              1       /* watchdog reset at transition to Stop mode */ \r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * After every WTC_CLR_PER ticks the watchdog would be cleared in the prvWatchdogTask(). \r
+ * This period needs to be chosed in accordance with the current CLKWT and the above \r
+ * setting WTC_PER_2_XX.\r
+ */\r
+#define        WTC_CLR_PER             100 /* The watchdog clear period in RTOS ticks */\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Kick_watchdog Macro to clear watchdog \r
+ */\r
+#define Kick_Watchdog()                                                        \\r
+       {               WDTCP = 0x00;                                           \\r
+       }\r
+/*------------------------------------------------------------------------*/\r
+/* \r
+ * Watchdog function declarations \r
+ */\r
+void InitWatchdog (void);\r
+void vStartWatchdogTask(unsigned portBASE_TYPE uxPriority);\r
+\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/options.dat b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/options.dat
new file mode 100644 (file)
index 0000000..944002d
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/options.dat
@@ -0,0 +1,383 @@
+$CPUSERIES-907\r
+$Prj-Config_1\r
+$0\r
+-g\r
+-w 3\r
+-INF LIST\r
+-D __CONFIG__=1\r
+-I ".\Src"\r
+-I ".\Src\config"\r
+-I ".\Src\watchdog"\r
+-I "..\..\Common\include"\r
+-I "..\..\..\Source\include"\r
+-I "..\..\..\Source\portable\Softune\MB96340"\r
+-O 4\r
+-K SPEED\r
+-model MEDIUM\r
+-B\r
+-Xdof\r
+-xauto 127\r
+-x vTaskSwitchContext,vTaskIncrementTick\r
+-K EOPT\r
+-K LIB\r
+-K UNROLL\r
+$other\r
+-INF srcin  \r
+$time\r
+1201716243\r
+$end\r
+$1\r
+-g\r
+-w 2\r
+-D __CONFIG__=1\r
+-I ".\Src\config"\r
+-I ".\Src\os"\r
+-I ".\Src\port"\r
+-linf ON\r
+-lsrc ON\r
+-lsec ON\r
+-lcros OFF\r
+-linc ON\r
+-lexp OBJ\r
+-pl 60\r
+-pw 100\r
+-tab 8\r
+-lf\r
+-Xdof\r
+$other\r
+$time\r
+1200393386\r
+$end\r
+$2\r
+-g\r
+-AL 2\r
+-ra _INRAM01=0x000180/0x00037F\r
+-ra _INRAM02=0x002240/0x007FFF\r
+-ro _INROM03=0xF80000/0xFFFFFF\r
+-ro _INROM01=0xDE0000/0xDE7FFF\r
+-ro _INROM02=0xDF0000/0xDF7FFF\r
+-sc CONST/Data/BYTE=0xFF8000\r
+-check_rora\r
+-check_locate\r
+-rg 0\r
+-m\r
+-pl 60\r
+-pw 132\r
+-Xals\r
+-Xalr\r
+-na\r
+-w 2\r
+-Xdof\r
+$other\r
+-Xset_rora\r
+$time\r
+1201864951\r
+$end\r
+$3\r
+-dt s,d,r,a\r
+-pl 60\r
+-pw 132\r
+-g\r
+-Xdof\r
+$other\r
+$time\r
+1201864951\r
+$end\r
+$4\r
+-Xdof\r
+$other\r
+$time\r
+1200320865\r
+$end\r
+$5\r
+$other\r
+$time\r
+1200320865\r
+$end\r
+$Prjend\r
+$Prj-Config_2\r
+$0\r
+-g\r
+-w 3\r
+-INF LIST\r
+-D __CONFIG__=2\r
+-I ".\Src"\r
+-I ".\Src\config"\r
+-I ".\Src\watchdog"\r
+-I "..\..\Common\include"\r
+-I "..\..\..\Source\include"\r
+-I "..\..\..\Source\portable\Softune\MB96340"\r
+-O 4\r
+-K SPEED\r
+-model MEDIUM\r
+-B\r
+-Xdof\r
+-xauto 127\r
+-x vTaskSwitchContext,vTaskIncrementTick\r
+-K EOPT\r
+-K LIB\r
+-K UNROLL\r
+$other\r
+-INF srcin  \r
+$time\r
+1201716243\r
+$end\r
+$1\r
+-g\r
+-w 2\r
+-D __CONFIG__=2\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\os"\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\port"\r
+-linf ON\r
+-lsrc ON\r
+-lsec ON\r
+-lcros OFF\r
+-linc ON\r
+-lexp OBJ\r
+-pl 60\r
+-pw 100\r
+-tab 8\r
+-lf\r
+-Xdof\r
+$other\r
+$time\r
+1200332591\r
+$end\r
+$2\r
+-g\r
+-AL 2\r
+-ra _INRAM01=0x000180/0x00037F\r
+-ra _INRAM02=0x002240/0x007FFF\r
+-ro _INROM03=0xF80000/0xFFFFFF\r
+-ro _INROM01=0xDE0000/0xDE7FFF\r
+-ro _INROM02=0xDF0000/0xDF7FFF\r
+-sc CONST/Data/BYTE=0xFF8000\r
+-check_rora\r
+-check_locate\r
+-rg 0\r
+-m\r
+-pl 60\r
+-pw 132\r
+-Xals\r
+-Xalr\r
+-na\r
+-w 2\r
+-Xdof\r
+$other\r
+-Xset_rora\r
+$time\r
+1201864951\r
+$end\r
+$3\r
+-dt s,d,r,a\r
+-pl 60\r
+-pw 132\r
+-g\r
+-Xdof\r
+$other\r
+$time\r
+1201864951\r
+$end\r
+$4\r
+-Xdof\r
+$other\r
+$time\r
+1200320939\r
+$end\r
+$5\r
+$other\r
+$time\r
+1200320939\r
+$end\r
+$Prjend\r
+$Prj-Config_3\r
+$0\r
+-g\r
+-w 3\r
+-INF LIST\r
+-D __CONFIG__=3\r
+-I ".\Src"\r
+-I ".\Src\config"\r
+-I ".\Src\watchdog"\r
+-I "..\..\Common\include"\r
+-I "..\..\..\Source\include"\r
+-I "..\..\..\Source\portable\Softune\MB96340"\r
+-O 4\r
+-K SPEED\r
+-model MEDIUM\r
+-B\r
+-Xdof\r
+-xauto 127\r
+-x vTaskSwitchContext,vTaskIncrementTick\r
+-K EOPT\r
+-K LIB\r
+-K UNROLL\r
+$other\r
+-INF srcin  \r
+$time\r
+1201716243\r
+$end\r
+$1\r
+-g\r
+-w 2\r
+-D __CONFIG__=3\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\os"\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\port"\r
+-linf ON\r
+-lsrc ON\r
+-lsec ON\r
+-lcros OFF\r
+-linc ON\r
+-lexp OBJ\r
+-pl 60\r
+-pw 100\r
+-tab 8\r
+-lf\r
+-Xdof\r
+$other\r
+$time\r
+1200332591\r
+$end\r
+$2\r
+-g\r
+-AL 2\r
+-ra _INRAM01=0x000180/0x00037F\r
+-ra _INRAM02=0x002240/0x007FFF\r
+-ro _INROM03=0xF80000/0xFFFFFF\r
+-ro _INROM01=0xDE0000/0xDE7FFF\r
+-ro _INROM02=0xDF0000/0xDF7FFF\r
+-sc CONST/Data/BYTE=0xFF8000\r
+-check_rora\r
+-check_locate\r
+-rg 0\r
+-m\r
+-pl 60\r
+-pw 132\r
+-Xals\r
+-Xalr\r
+-na\r
+-w 2\r
+-Xdof\r
+$other\r
+-Xset_rora\r
+$time\r
+1201864951\r
+$end\r
+$3\r
+-dt s,d,r,a\r
+-pl 60\r
+-pw 132\r
+-g\r
+-Xdof\r
+$other\r
+$time\r
+1201864951\r
+$end\r
+$4\r
+-Xdof\r
+$other\r
+$time\r
+1200332229\r
+$end\r
+$5\r
+$other\r
+$time\r
+1200332229\r
+$end\r
+$Prjend\r
+$Prj-Config_4\r
+$0\r
+-g\r
+-w 3\r
+-INF LIST\r
+-D __CONFIG__=4\r
+-I ".\Src"\r
+-I ".\Src\config"\r
+-I ".\Src\watchdog"\r
+-I "..\..\Common\include"\r
+-I "..\..\..\Source\include"\r
+-I "..\..\..\Source\portable\Softune\MB96340"\r
+-O 4\r
+-K SPEED\r
+-model MEDIUM\r
+-B\r
+-Xdof\r
+-xauto 127\r
+-x vTaskSwitchContext,vTaskIncrementTick\r
+-K EOPT\r
+-K LIB\r
+-K UNROLL\r
+$other\r
+-INF srcin  \r
+$time\r
+1201716243\r
+$end\r
+$1\r
+-g\r
+-w 2\r
+-D __CONFIG__=4\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\os"\r
+-I "C:\Fujitsu\FreeRTOS\FreeRTOS Port 16FX\96340_FreeRTOS_96348hs-v17\96340_FreeRTOS_96348hs-v17\Src\port"\r
+-linf ON\r
+-lsrc ON\r
+-lsec ON\r
+-lcros OFF\r
+-linc ON\r
+-lexp OBJ\r
+-pl 60\r
+-pw 100\r
+-tab 8\r
+-lf\r
+-Xdof\r
+$other\r
+$time\r
+1200332591\r
+$end\r
+$2\r
+-g\r
+-AL 2\r
+-ra _INRAM01=0x000180/0x00037F\r
+-ra _INRAM02=0x002240/0x007FFF\r
+-ro _INROM03=0xF80000/0xFFFFFF\r
+-ro _INROM01=0xDE0000/0xDE7FFF\r
+-ro _INROM02=0xDF0000/0xDF7FFF\r
+-sc CONST/Data/BYTE=0xFF8000\r
+-check_rora\r
+-check_locate\r
+-rg 0\r
+-m\r
+-pl 60\r
+-pw 132\r
+-Xals\r
+-Xalr\r
+-na\r
+-w 2\r
+-Xdof\r
+$other\r
+-Xset_rora\r
+$time\r
+1201864951\r
+$end\r
+$3\r
+-dt s,d,r,a\r
+-pl 60\r
+-pw 132\r
+-g\r
+-Xdof\r
+$other\r
+$time\r
+1201864951\r
+$end\r
+$4\r
+-Xdof\r
+$other\r
+$time\r
+1200332258\r
+$end\r
+$5\r
+$other\r
+$time\r
+1200332258\r
+$end\r
+$Prjend\r
+$CPUSERIESEND\r

diff --git a/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/readme.txt b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/readme.txt
new file mode 100644 (file)
index 0000000..19b2555
--- /dev/null
+++ b/Demo/MB96340_Softune/FreeRTOS_96348hs_SK16FX100PMC/readme.txt
@@ -0,0 +1,147 @@
+==========================================================================\r
+                   Template Project for MB96348HS Series\r
+==========================================================================\r
+                   Fujitsu Microelectronics Europe GmbH                       \r
+   \r
+ The following  software  is for  demonstration  purposes only.  It is not\r
+ fully  tested, nor validated  in order  to fullfill  its task  under  all\r
+ circumstances.  Therefore,  this software or  any part of it must only be\r
+ used in an evaluation laboratory environment.                        \r
+ This software is subject to the rules of our standard DISCLAIMER, that is\r
+ delivered with our SW-tools on the Fujitsu Microcontrollers DVD \r
+ (V5.0 or higher "\START.HTM").\r
+==========================================================================\r
+               \r
+History\r
+Date        Ver     Author  Softune     Description\r
+2007-10-29  1.0     MPi     V30L33R11   original version\r
+2007-11-02  1.1     MPi     V30L33R11   Added the watchdog functionality\r
+                                                                               Used vTaskStartScheduler() instead\r
+                                                                               of xPortStartScheduler()\r
+2007-11-12  1.2     MPi     V30L33R11   Updated FreeRTOS 4.6.1 and tested\r
+2007-11-23  1.3     MPi     V30L33R11   Seperated watchdog functionality in watchdog.c \r
+                                                                               and watchdog.h\r
+2008-01-03  1.4     MPi     V30L33R11   Added portYIELDFromISR() and now all the\r
+                                                                               demo application functions are working.\r
+2008-01-04  1.5     MPi     V30L33R11   Updated FreeRTOS 4.7.0 and tested\r
+2008-01-10  1.6     MPi     V30L33R11   Replaced INT9 with INT #122 in macro portYIELD()\r
+2008-01-14  1.7     MPi     V30L33R11   Modified the code to work with  SK-16FX-100PMC V1.1\r
+2008-01-15  1.8     MPi     V30L33R11   Integrated SVN releases 1.5 and 1.6.                           \r
+==========================================================================\r
+1.0.\r
+This is a project is to test the FreeRTOS port for 16FX and the demo application\r
+which runs on FLASH-CAN-100P-240.\r
+\r
+This FreeRTOS port uses the Task Stack pointed by User Stack pointer (USB:USP) for\r
+tasks and the system stack pointed by System Stack pointer (SSB:SSP) for everything\r
+else. \r
+\r
+This port is tested with MEDIUM and LARGE memory model and seems to be working fine.\r
+The define MEMMODEL has to be configured in order to use the corresponding memory\r
+model.\r
+\r
+This port doesnt use any register banking and always uses bank 0. It also consider that\r
+the parameters to the tasks is passed via stack and not via registers.        \r
+\r
+In this port the implemetation of portENTER_CRITICAL() and portEXIT_CRITICAL() macros\r
+is changed in order to make them more efficient. Now usCriticalNesting variable is not\r
+used to keep track of global interrupt enable. Rather the current PS is stored on to \r
+the stack and interrupts are disabled for portENTER_CRITICAL(). And for portEXIT_CRITICAL()\r
+simply the PS is restored from stack.\r
+\r
+1.1.\r
+In this port, the functionality is added to initialize and clear the watchdog in the\r
+dedicated task, Tick Hook or the Idle Hook. The place exactly where the wtachdog can be \r
+cleared can be configured. Though Idle Hook is not an approproiate place to clear the \r
+watchdog, its done here for demonstration purpose only.\r
+\r
+Also from Main function vTaskStartScheduler() function is called instead of xPortStartScheduler().\r
+After doing this change now no more IDLE task is required to be added seperately as \r
+vTaskStartScheduler() adds prvIdleTask() on its own.\r
+\r
+1.2.\r
+Updated the FreeRTOS version to 4.6.1 and tested with the same.\r
+\r
+1.3.\r
+Moved the watchdog functionality to watchdog.c and watchdog.h.\r
+\r
+1.4.\r
+Added portYIELDFromISR() which uses delayed interrupt. This macro needs to be used from the\r
+application ISRs in order to force a context switch from them if required. It should be noted\r
+that the interrupt priority of such application ISRs MUST be always higher than the dealyed \r
+interrupt (currently 23) in order to perform the context switch correctly.\r
+\r
+It should be also noted that the RLT0 and Delayed Interrupt priority MUST be always same in order \r
+to assure correct working of this port.\r
+\r
+Now portYIELD() used software interrupt INT9 instead of delayed interrupt.\r
+\r
+Now all the queue functions works ok.\r
+\r
+Tested with the heap_1.c, heap_2.c and heap_3.c.\r
+\r
+At one time, either of heap_1.c or heap_2.c or heap_3.c needs to be used. Hence the files those are not \r
+required to be used should be removed from the target of the build.\r
+\r
+Added the __STD_LIB_sbrk.c file in order to define the *sbrk() function. This is required while using\r
+heap_3.c file which uses the dynamic memory allocation.\r
+\r
+Made changes to the demo application files crhook.c. Please refer the file and grep for "Added by MPi" \r
+to find the changes. It should be noted that if INCLUDE_StartHookCoRoutines is defined as 0 (i.e. if\r
+vStartHookCoRoutines() functionality is NOT required) then crhook.c file should be removed from target \r
+build and uncomment the vApplicationTickHook() function from main.c should be uncommnented.\r
+\r
+Added taskutility.c file. This file contains vUART2Task() which calls vTaskList() and vTaskStartTrace()\r
+functions.\r
+\r
+If vCreateBlockTimeTasks() is not called then the LED at PDR00_P7 blinks at normal rate (3s).\r
+\r
+This port is tested with MEDIUM and LARGE memory model and working fine.\r
+\r
+configMINIMAL_STACK_SIZE value changed to 172 from 70 in order to make the port work.\r
+\r
+1.5.\r
+Updated the FreeRTOS version to 4.7.0 and tested with the same. Tested for pre-emptive as well as \r
+co-operative approach.\r
+\r
+1.6.\r
+portYIELD() macro now uses INT #122 instead of INT9.\r
+\r
+Optimized functions vParTestToggleLED() and vParTestSetLED() in main.c.\r
+\r
+Now watchdog uses 2^23 as clock prescaler instead of 2^24. Also updated the WTC_CLR_PER in watchdog.h.\r
+\r
+1.7.\r
+Modified the code to work with  SK-16FX-100PMC V1.1.\r
+\r
+Made changes to the demo application files crflash.c. Please refer the file and grep for "Added by MPi" \r
+to find the changes.\r
+\r
+Made changes to taskutility.c and vectors.c in order to use UART1 instead of UART2.\r
+ \r
+Made changes to main.c file in order to handle use the 7-segment display (SEG1) connected to Port09 for tasks\r
+and 7-segment display (SEG2) connected to Port00 for co-routines.\r
+\r
+Added config.h and moved the demo application configs there.\r
+\r
+1.8.\r
+It should be noted that the readme, appnote and SVN tag version numbers may be different for the same release.\r
+\r
+This readme is specific to project FreeRTOS_96348hs_SK16FX100PMC. And this project specifically works\r
+on board SK-16FX-100PMC V1.1 along with EUROScope debugger.\r
+\r
+Created 4 different configuration Config_1 to Config_4. Each config includes certain demo application function.\r
+More details specific to each configuration can be found in the appnote.\r
+\r
+Used relative path to include files instead of absolute.\r
+\r
+Created config, MemMang, serial and utility subdirectories and moved corresponding functionlaity there.\r
+\r
+Updated config.h, main.c and start.asm in order to have configuration specific build.\r
+\r
+Clock settings:\r
+---------------\r
+Crystal:  4 MHz\r
+CLKB:    56 MHz\r
+CLKP1:   56 MHz\r
+CLKP2:   56 MHz\r