# Fix!!! we're resetting all targets here! Really we should reset only
# one target
reset halt
-}
\ No newline at end of file
+}
+
+
+# If RCLK is not supported, use fallback_speed_khz
+proc jtag_rclk {fallback_speed_khz} {
+ if {[catch {jtag_khz 0}]!=0} {
+ jtag_khz $fallback_speed_khz
+ }
+}
+
+add_help_text jtag_rclk "fallback_speed_khz - set JTAG speed to RCLK or use fallback speed"
\ No newline at end of file
# jtag speed. We need to stick to 16kHz until we've finished reset.
-jtag_khz 16
+jtag_rclk 16
proc target_0_pre_reset {} {
- jtag_khz 16
+ jtag_rclk 16
}
proc target_0_post_reset {} {
# We can increase speed now that we know the target is halted.
- jtag_khz 3000
+ jtag_rclk 3000
# -- Enable 96K RAM
# PFQBC enabled / DTCM & AHB wait-states disabled