From: rtel Date: Fri, 25 Sep 2015 08:26:55 +0000 (+0000) Subject: Baseline new RX projects before refining and tidying them up. X-Git-Tag: V8.2.3~10 X-Git-Url: https://git.sur5r.net/?a=commitdiff_plain;h=00699600a1cb16afbfa3bf33702dee37d9e3c164;p=freertos Baseline new RX projects before refining and tidying them up. git-svn-id: https://svn.code.sf.net/p/freertos/code/trunk@2381 1d2547de-c912-0410-9cb9-b8ca96c0e9e2 --- diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.HardwareDebuglinker b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.HardwareDebuglinker new file mode 100644 index 000000000..8f67047ba --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.HardwareDebuglinker @@ -0,0 +1,124 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.cproject b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.cproject new file mode 100644 index 000000000..29d7efc14 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.cproject @@ -0,0 +1,126 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.info b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.info new file mode 100644 index 000000000..209c49b60 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.info @@ -0,0 +1,7 @@ +TOOL_CHAIN=KPIT GNURX-ELF Toolchain +VERSION=v15.01 +TC_INSTALL=C:\Program Files (x86)\KPIT\GNURXv15.01-ELF\rx-elf\rx-elf\ +GCC_STRING=4.8-GNURX_v15.01 +VERSION_IDE= +E2STUDIO_VERSION=4.0.2.008 +ACTIVE_CONFIGURATION=HardwareDebug \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.project b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.project new file mode 100644 index 000000000..2aaee4c2d --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.project @@ -0,0 +1,241 @@ + + + RTOSDemo + + + + + + com.renesas.cdt.core.genmakebuilder + + + + + org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder + full,incremental, + + + + + + org.eclipse.cdt.core.cnature + com.renesas.cdt.core.kpitcnature + com.renesas.cdt.core.kpitccnature + org.eclipse.cdt.managedbuilder.core.managedBuildNature + org.eclipse.cdt.managedbuilder.core.ScannerConfigNature + + + + src/FreeRTOS_Source + 2 + FREERTOS_ROOT/FreeRTOS/Source + + + src/Full_Demo/Standard_Demo_Tasks + 2 + FREERTOS_ROOT/FreeRTOS/Demo/Common/Minimal + + + src/Full_Demo/Standard_Demo_Tasks/include + 2 + FREERTOS_ROOT/FreeRTOS/Demo/Common/include + + + + + 1442930329366 + + 10 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-settings + + + + 1442848178229 + src/FreeRTOS_Source + 6 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-croutine.c + + + + 1442848203356 + src/FreeRTOS_Source/portable + 9 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-MemMang + + + + 1442848203370 + src/FreeRTOS_Source/portable + 9 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-GCC + + + + 1442849604975 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-BlockQ.c + + + + 1442849604980 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-blocktim.c + + + + 1442849604984 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-countsem.c + + + + 1442849604987 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-death.c + + + + 1442849604991 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-dynamic.c + + + + 1442849604996 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-EventGroupsDemo.c + + + + 1442849605000 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-GenQTest.c + + + + 1442849605004 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-IntQueue.c + + + + 1442849605009 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-IntSemTest.c + + + + 1442849605013 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-QueueOverwrite.c + + + + 1442849605017 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-recmutex.c + + + + 1442849605021 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-semtest.c + + + + 1442849605026 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-TaskNotify.c + + + + 1442849605030 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-TimerDemo.c + + + + 1442849605033 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-flop.c + + + + 1442848249924 + src/FreeRTOS_Source/portable/GCC + 9 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-RX100 + + + + 1442848216333 + src/FreeRTOS_Source/portable/MemMang + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-heap_4.c + + + + + + FREERTOS_ROOT + $%7BPARENT-3-PROJECT_LOC%7D + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/CodeGenerator/cgprojectDatas.datas b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/CodeGenerator/cgprojectDatas.datas new file mode 100644 index 000000000..e69de29bb diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/Dependency_Scan_Preferences.prefs b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/Dependency_Scan_Preferences.prefs new file mode 100644 index 000000000..c52c797ff --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/Dependency_Scan_Preferences.prefs @@ -0,0 +1,4 @@ +Build\ project\ excluding\ the\ dependencies=false +Re-generate\ and\ use\ dependencies\ during\ project\ build=true +Use\ existing\ dependencies\ during\ project\ build=false +eclipse.preferences.version=1 diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/Project_Generation_Prefrences.prefs b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/Project_Generation_Prefrences.prefs new file mode 100644 index 000000000..5911fae11 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/Project_Generation_Prefrences.prefs @@ -0,0 +1,22 @@ +Library\ Generator\ Command=rx-elf-libgen +com.renesas.cdt.core.Assembler.option.includeFileDirectories="${workspace_loc\:/${ProjName}}/src"; +com.renesas.cdt.core.Compiler.option.includeFileDir.1240948637="${TCINSTALL}/rx-elf/optlibinc"; +com.renesas.cdt.core.LibraryGenerator.option.ctype=false +com.renesas.cdt.core.LibraryGenerator.option.libraryType=Project-Built +com.renesas.cdt.core.LibraryGenerator.option.math=false +com.renesas.cdt.core.LibraryGenerator.option.selectLibrary=Optimized +com.renesas.cdt.core.LibraryGenerator.option.stdio=true +com.renesas.cdt.core.LibraryGenerator.option.stdlib=true +com.renesas.cdt.core.LibraryGenerator.option.string=true +com.renesas.cdt.core.Linker.option.userDefinedOptions=; +com.renesas.cdt.rx.HardwareDebug.Compiler.option.cpuType=RX100 +com.renesas.cdt.rx.HardwareDebug.Compiler.option.cpuType.294362431=RX100 +com.renesas.cdt.rx.HardwareDebug.Compiler.option.dataEndian=Little-endian data +com.renesas.cdt.rx.HardwareDebug.Compiler.option.disableFPUInstructions=true +com.renesas.cdt.rx.HardwareDebug.Compiler.option.genCodeForRX610=false +com.renesas.cdt.rx.HardwareDebug.Compiler.option.generateRXas100output=false +com.renesas.cdt.rx.HardwareDebug.Compiler.option.macroDefines=__RX_LITTLE_ENDIAN__\=1; +com.renesas.cdt.rx.HardwareDebug.Compiler.option.make64bitDouble=false +com.renesas.cdt.rx.HardwareDebug.Linker.option.archiveLibraryFiles=${BuildArtifactFileBaseName};gcc; +com.renesas.cdt.rx.HardwareDebug.Linker.option.archiveSearchDirectories.721512424="${CONFIGDIR}";"${TCINSTALL}/lib/gcc/rx-elf/${GCC_VERSION}/no-fpu-libs"; +eclipse.preferences.version=1 diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/language.settings.xml b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/language.settings.xml new file mode 100644 index 000000000..77df28c89 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/.settings/language.settings.xml @@ -0,0 +1,13 @@ + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo HardwareDebug.launch b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo HardwareDebug.launch new file mode 100644 index 000000000..c236cb0a1 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo HardwareDebug.launch @@ -0,0 +1,101 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewd b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewd new file mode 100644 index 000000000..3ef1570c0 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewd @@ -0,0 +1,771 @@ + + + + 2 + + Debug + + RX + + 1 + + C-SPY + 3 + + 6 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + RXEMUE20 + 4 + + 4 + 1 + 1 + + + + + + + + + + + + + + + RXE2LITE + 1 + + 0 + 1 + 1 + + + + + + + + + + + + + + + RXJLINK + 4 + + 5 + 1 + 1 + + + + + + + + + + + + + + + + + + SIMRX + 1 + + 1 + 1 + 1 + + + + + + + + + $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\Quadros\Quadros_EWB7_Plugin.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXRxPlugin.ENU.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin + 0 + + + $EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin + 0 + + + $EW_DIR$\common\plugins\SymList\SymList.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin + 0 + + + + + Release + + RX + + 0 + + C-SPY + 3 + + 6 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + RXEMUE20 + 4 + + 4 + 1 + 0 + + + + + + + + + + + + + + + RXE2LITE + 1 + + 0 + 1 + 0 + + + + + + + + + + + + + + + RXJLINK + 4 + + 5 + 1 + 0 + + + + + + + + + + + + + + + + + + SIMRX + 1 + + 1 + 1 + 0 + + + + + + + + + $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\Quadros\Quadros_EWB7_Plugin.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXRxPlugin.ENU.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin + 0 + + + $TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin + 0 + + + $EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin + 0 + + + $EW_DIR$\common\plugins\SymList\SymList.ENU.ewplugin + 1 + + + $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin + 0 + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewp b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewp new file mode 100644 index 000000000..5cda01ab9 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewp @@ -0,0 +1,2044 @@ + + + + 2 + + Debug + + RX + + 1 + + General + 6 + + 6 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ICCRX + 8 + + 17 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ARX + 6 + + 9 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 1 + + 0 + 1 + 1 + + + + + + + + + CUSTOM + 3 + + + + 0 + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 4 + + 6 + 1 + 1 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 1 + + 0 + 1 + 1 + + + + + + + BILINK + 0 + + + + + Release + + RX + + 0 + + General + 6 + + 6 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ICCRX + 8 + + 17 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + ARX + 6 + + 9 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + OBJCOPY + 1 + + 0 + 1 + 0 + + + + + + + + + CUSTOM + 3 + + + + 0 + + + + BICOMP + 0 + + + + BUILDACTION + 1 + + + + + + + ILINK + 4 + + 6 + 1 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + IARCHIVE + 1 + + 0 + 1 + 0 + + + + + + + BILINK + 0 + + + + + Blinky_Demo + + $PROJ_DIR$\src\Blinky_Demo\main_blinky.c + + + + cg_src + + $PROJ_DIR$\src\cg_src\r_cg_cgc.c + + + $PROJ_DIR$\src\cg_src\r_cg_hardware_setup.c + + + $PROJ_DIR$\src\cg_src\r_cg_port.c + + + $PROJ_DIR$\src\cg_src\r_cg_sci.c + + + + FreeRTOS_Source + + portable + + MemMang + + $PROJ_DIR$\..\..\Source\portable\MemMang\heap_4.c + + + + $PROJ_DIR$\..\..\Source\portable\IAR\RX100\port.c + + + $PROJ_DIR$\..\..\Source\portable\IAR\RX100\port_asm.s + + + + $PROJ_DIR$\..\..\Source\event_groups.c + + + $PROJ_DIR$\..\..\Source\list.c + + + $PROJ_DIR$\..\..\Source\queue.c + + + $PROJ_DIR$\..\..\Source\tasks.c + + + $PROJ_DIR$\..\..\Source\timers.c + + + + Full_Demo + + Standard_Demo_Tasks + + $PROJ_DIR$\..\Common\Minimal\BlockQ.c + + + $PROJ_DIR$\..\Common\Minimal\blocktim.c + + + $PROJ_DIR$\..\Common\Minimal\countsem.c + + + $PROJ_DIR$\..\Common\Minimal\death.c + + + $PROJ_DIR$\..\Common\Minimal\dynamic.c + + + $PROJ_DIR$\..\Common\Minimal\EventGroupsDemo.c + + + $PROJ_DIR$\..\Common\Minimal\flop.c + + + $PROJ_DIR$\..\Common\Minimal\GenQTest.c + + + $PROJ_DIR$\..\Common\Minimal\IntQueue.c + + + $PROJ_DIR$\..\Common\Minimal\IntSemTest.c + + + $PROJ_DIR$\..\Common\Minimal\QueueOverwrite.c + + + $PROJ_DIR$\..\Common\Minimal\recmutex.c + + + $PROJ_DIR$\..\Common\Minimal\semtest.c + + + $PROJ_DIR$\..\Common\Minimal\TaskNotify.c + + + $PROJ_DIR$\..\Common\Minimal\TimerDemo.c + + + + $PROJ_DIR$\src\Full_Demo\IntQueueTimer.c + + + $PROJ_DIR$\src\Full_Demo\main_full.c + + + $PROJ_DIR$\src\Full_Demo\RegTest_IAR.s + + + + $PROJ_DIR$\src\FreeRTOSConfig.h + + + $PROJ_DIR$\src\main.c + + + $PROJ_DIR$\src\rskrx113def.h + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo.eww b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo.eww new file mode 100644 index 000000000..239a9381e --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/RTOSDemo.eww @@ -0,0 +1,10 @@ + + + + + $WS_DIR$\RTOSDemo.ewp + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/custom.bat b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/custom.bat new file mode 100644 index 000000000..e69de29bb diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/makefile.init b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/makefile.init new file mode 100644 index 000000000..0835091e2 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/makefile.init @@ -0,0 +1,5 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +PATH := $(PATH):C:\PROGRA~2\KPIT\GNURXV~1.01-\rx-elf\rx-elf\bin;C:\PROGRA~2\KPIT\GNURXV~1.01-\rx-elf\rx-elf\libexec\gcc\rx-elf\4.8-GNURX_v15.01 \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.cspy.bat b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.cspy.bat new file mode 100644 index 000000000..000a07c7c --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.cspy.bat @@ -0,0 +1,40 @@ +@REM This batch file has been generated by the IAR Embedded Workbench +@REM C-SPY Debugger, as an aid to preparing a command line for running +@REM the cspybat command line utility using the appropriate settings. +@REM +@REM Note that this file is generated every time a new debug session +@REM is initialized, so you may want to move or rename the file before +@REM making changes. +@REM +@REM You can launch cspybat by typing the name of this batch file followed +@REM by the name of the debug file (usually an ELF/DWARF or UBROF file). +@REM +@REM Read about available command line parameters in the C-SPY Debugging +@REM Guide. Hints about additional command line parameters that may be +@REM useful in specific cases: +@REM --download_only Downloads a code image without starting a debug +@REM session afterwards. +@REM --silent Omits the sign-on message. +@REM --timeout Limits the maximum allowed execution time. +@REM + + +@echo off + +if not "%1" == "" goto debugFile + +@echo on + +"C:\DevTools\IAR Systems\Embedded Workbench 7.2\common\bin\cspybat" -f "C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\settings\RTOSDemo.Debug.general.xcl" --backend -f "C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\settings\RTOSDemo.Debug.driver.xcl" + +@echo off +goto end + +:debugFile + +@echo on + +"C:\DevTools\IAR Systems\Embedded Workbench 7.2\common\bin\cspybat" -f "C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\settings\RTOSDemo.Debug.general.xcl" "--debug_file=%1" --backend -f "C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\settings\RTOSDemo.Debug.driver.xcl" + +@echo off +:end \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.driver.xcl b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.driver.xcl new file mode 100644 index 000000000..048724e75 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.driver.xcl @@ -0,0 +1,39 @@ + -B + +"-p" + +"C:\DevTools\IAR Systems\Embedded Workbench 7.2\rx\config\debugger\ior5f51138.ddf" + +"--endian" + +"l" + +"--double" + +"64" + +"--core" + +"rxv1" + +"--int" + +"32" + +"--no_fpu" + +"-d" + +"emue20" + +"--drv_mode" + +"debugging" + +"--drv_communication" + +"USB" + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.general.xcl b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.general.xcl new file mode 100644 index 000000000..0d8b5cdf6 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.general.xcl @@ -0,0 +1,11 @@ +"C:\DevTools\IAR Systems\Embedded Workbench 7.2\rx\bin\rxproc.dll" + +"C:\DevTools\IAR Systems\Embedded Workbench 7.2\rx\bin\rxe1e20.dll" + +"C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\Debug\Exe\RTOSDemo.out" + +--plugin "C:\DevTools\IAR Systems\Embedded Workbench 7.2\rx\bin\rxbat.dll" + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dbgdt b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dbgdt new file mode 100644 index 000000000..4f7e51010 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dbgdt @@ -0,0 +1,244 @@ + + + + + + + 20 + 1622 + + + 20 + 1216 + 324 + 81 + + + + 255 + 27 + 27 + 27 + + + + + Disassembly + _I0 + + + 500 + 20 + + + + 2 + 0 + 0 + + + 1 + 1 + + + + 2 + 0 + 0 + + + + + + + + + TabID-6594-3339 + Debug Log + Debug-Log + + + + TabID-6072-3348 + Build + Build + + + + 0 + + + + + TabID-17343-3342 + Workspace + Workspace + + + RTOSDemo + + + + + 0 + + + + + + TextEditor + $WS_DIR$\src\main.c + 0 + 0 + 0 + 0 + 0 + 66 + 5312 + 5312 + + + TextEditor + $WS_DIR$\src\Full_Demo\RegTest_IAR.s + 0 + 0 + 0 + 0 + 0 + 144 + 5881 + 5881 + + + TextEditor + $WS_DIR$\..\Common\Minimal\flop.c + 0 + 0 + 0 + 0 + 0 + 126 + 6956 + 6956 + + + TextEditor + $WS_DIR$\..\Common\Minimal\TimerDemo.c + 0 + 0 + 0 + 0 + 0 + 242 + 12612 + 12612 + + + TextEditor + $WS_DIR$\..\Common\Minimal\IntQueue.c + 0 + 0 + 0 + 0 + 0 + 381 + 0 + 0 + + + TextEditor + $WS_DIR$\src\Full_Demo\IntQueueTimer.c + 0 + 0 + 0 + 0 + 0 + 154 + 7349 + 7349 + + 5 + + 0 + + + 1000000 + 1000000 + + + 1 + + + + + + + iaridepm.enu1 + + + + + + + debuggergui.enu1 + + + + + + + + + + -2 + -2 + 718 + 329 + -2 + -2 + 200 + 200 + 119048 + 203252 + 197024 + 731707 + + + + + + + + + + + + + + + + -2 + -2 + 198 + 1682 + -2 + -2 + 1684 + 200 + 1002381 + 203252 + 119048 + 203252 + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni new file mode 100644 index 000000000..faba72123 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni @@ -0,0 +1,250 @@ +[DebugChecksum] +Checksum=-126027898 +[CodeCoverage] +Enabled=_ 0 +[Stack] +FillEnabled=0 +OverflowWarningsEnabled=1 +WarningThreshold=90 +SpWarningsEnabled=1 +WarnLogOnly=1 +UseTrigger=1 +TriggerName=main +LimitSize=0 +ByteLimit=50 +[CallStack] +ShowArgs=0 +[Disassembly] +MixedMode=1 +[E1/E20] +BlockBits=15 +B0=1,0 +B1=1,1024 +B2=1,2048 +B3=1,3072 +StartEnabled=0 +StartSymbol= +StopEnabled=0 +StopSymbol= +RecordingCondition=0 +TraceMode=0 +TraceOutput=0 +TraceType=0 +TraceCapacity=0 +TraceRestart=0 +TraceTimeStamp=0 +TraceTimestampDivision=0 +TraceDataTransfer=1 +TraceStackOperation=1 +TraceStringOperation=1 +TraceArithmeticalOperation=1 +TraceLogicalOperation=1 +TraceBitOperation=1 +TraceFPU=1 +TraceException=1 +OperatingFrequency=0.000000 +PerfEnabled=0 +PerfCondition=0,0 +PerfDisplayTime=0,0 +PerfOnlyOnce=0,0 +PerfUse64Bit=0 +ChipName=R5F571ML +PinMode=0 +RegMode=0 +Endian=0 +ExtMemBlockNum=55 +ExtMemEndian_000=0 +ExtMemCondAccess_000=0 +ExtMemEndian_001=0 +ExtMemCondAccess_001=0 +ExtMemEndian_002=0 +ExtMemCondAccess_002=0 +ExtMemEndian_003=0 +ExtMemCondAccess_003=0 +ExtMemEndian_004=0 +ExtMemCondAccess_004=0 +ExtMemEndian_005=0 +ExtMemCondAccess_005=0 +ExtMemEndian_006=0 +ExtMemCondAccess_006=0 +ExtMemEndian_007=0 +ExtMemCondAccess_007=0 +ExtMemEndian_008=0 +ExtMemCondAccess_008=0 +ExtMemEndian_009=0 +ExtMemCondAccess_009=0 +ExtMemEndian_010=0 +ExtMemCondAccess_010=0 +ExtMemEndian_011=0 +ExtMemCondAccess_011=0 +ExtMemEndian_012=0 +ExtMemCondAccess_012=0 +ExtMemEndian_013=0 +ExtMemCondAccess_013=0 +ExtMemEndian_014=0 +ExtMemCondAccess_014=0 +ExtMemEndian_015=0 +ExtMemCondAccess_015=0 +ExtMemEndian_016=0 +ExtMemCondAccess_016=0 +ExtMemEndian_017=0 +ExtMemCondAccess_017=0 +ExtMemEndian_018=0 +ExtMemCondAccess_018=0 +ExtMemEndian_019=0 +ExtMemCondAccess_019=0 +ExtMemEndian_020=0 +ExtMemCondAccess_020=0 +ExtMemEndian_021=0 +ExtMemCondAccess_021=0 +ExtMemEndian_022=0 +ExtMemCondAccess_022=0 +ExtMemEndian_023=0 +ExtMemCondAccess_023=0 +ExtMemEndian_024=0 +ExtMemCondAccess_024=0 +ExtMemEndian_025=0 +ExtMemCondAccess_025=0 +ExtMemEndian_026=0 +ExtMemCondAccess_026=0 +ExtMemEndian_027=0 +ExtMemCondAccess_027=0 +ExtMemEndian_028=0 +ExtMemCondAccess_028=0 +ExtMemEndian_029=0 +ExtMemCondAccess_029=0 +ExtMemEndian_030=0 +ExtMemCondAccess_030=0 +ExtMemEndian_031=0 +ExtMemCondAccess_031=0 +ExtMemEndian_032=0 +ExtMemCondAccess_032=0 +ExtMemEndian_033=0 +ExtMemCondAccess_033=0 +ExtMemEndian_034=0 +ExtMemCondAccess_034=0 +ExtMemEndian_035=0 +ExtMemCondAccess_035=0 +ExtMemEndian_036=0 +ExtMemCondAccess_036=0 +ExtMemEndian_037=0 +ExtMemCondAccess_037=0 +ExtMemEndian_038=0 +ExtMemCondAccess_038=0 +ExtMemEndian_039=0 +ExtMemCondAccess_039=0 +ExtMemEndian_040=0 +ExtMemCondAccess_040=0 +ExtMemEndian_041=0 +ExtMemCondAccess_041=0 +ExtMemEndian_042=0 +ExtMemCondAccess_042=0 +ExtMemEndian_043=0 +ExtMemCondAccess_043=0 +ExtMemEndian_044=0 +ExtMemCondAccess_044=0 +ExtMemEndian_045=0 +ExtMemCondAccess_045=0 +ExtMemEndian_046=0 +ExtMemCondAccess_046=0 +ExtMemEndian_047=0 +ExtMemCondAccess_047=0 +ExtMemEndian_048=0 +ExtMemCondAccess_048=0 +ExtMemEndian_049=0 +ExtMemCondAccess_049=0 +ExtMemEndian_050=0 +ExtMemCondAccess_050=0 +ExtMemEndian_051=0 +ExtMemCondAccess_051=0 +ExtMemEndian_052=0 +ExtMemCondAccess_052=0 +ExtMemEndian_053=0 +ExtMemCondAccess_053=0 +ExtMemEndian_054=0 +ExtMemCondAccess_054=0 +InputClock=25.000000 +ICLK=240.000000 +AllowClkSrcChange=0 +WorkRamStart=4096 +ComunicationSelect=0 +UseExtal=1 +JtagClock=10 +FINE=2000000 +EraseFlash=1,0 +DebugFlags=0,0 +EmulatorMode=0 +PowerTargetFromEmulator=1 +Voltage=0 +UseExtFlashFile_0=0 +ExtFlashFile_0= +EraseExtFlashBeforeDownload_0=0 +UseExtFlashFile_1=0 +ExtFlashFile_1= +EraseExtFlashBeforeDownload_1=0 +UseExtFlashFile_2=0 +ExtFlashFile_2= +EraseExtFlashBeforeDownload_2=0 +UseExtFlashFile_3=0 +ExtFlashFile_3= +EraseExtFlashBeforeDownload_3=0 +NeedInitExtMem=0 +NeedInit=0 +[CallStackLog] +Enabled=0 +[CallStackStripe] +ShowTiming=1 +[InterruptLog] +LogEnabled=0 +GraphEnabled=0 +ShowTimeLog=1 +SumEnabled=0 +ShowTimeSum=1 +SumSortOrder=0 +[DataLog] +LogEnabled=0 +GraphEnabled=0 +ShowTimeLog=1 +SumEnabled=0 +ShowTimeSum=1 +[Breakpoints2] +Count=0 +[Interrupts] +Enabled=1 +[MemoryMap] +Enabled=0 +Base=0 +UseAuto=0 +TypeViolation=1 +UnspecRange=1 +ActionState=1 +[Simulator] +Freq=98000000 +[DataSample] +LogEnabled=0 +GraphEnabled=0 +ShowTimeLog=1 +[DriverProfiling] +Enabled=0 +Mode=1 +Graph=0 +Symbiont=0 +Exclusions= +[Log file] +LoggingEnabled=_ 0 +LogFile=_ "" +Category=_ 0 +[TermIOLog] +LoggingEnabled=_ 0 +LogFile=_ "" +[Breakpoints] +Count=0 +[Monitor Execution] +Leave target running=0 +Release target=0 +[Trace1] +Enabled=0 +ShowSource=1 +[Aliases] +Count=0 +SuppressDialog=0 diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt new file mode 100644 index 000000000..26fa889f3 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt @@ -0,0 +1,77 @@ + + + + + + RTOSDemo/Debug + + + + + + + + + 310272727 + + + + + + + 20121632481 + + + 20 + 1622 + + + + + + + + + TabID-13537-752 + Workspace + Workspace + + + RTOSDemoRTOSDemo/Blinky_DemoRTOSDemo/FreeRTOS_SourceRTOSDemo/FreeRTOS_Source/portableRTOSDemo/Full_DemoRTOSDemo/Full_Demo/Standard_Demo_TasksRTOSDemo/cg_src + + + + 0 + + + TabID-29660-3316 + Build + Build + + + + TabID-19897-23353 + Debug Log + Debug-Log + + + + + 0 + + + + + + TextEditor$WS_DIR$\src\main.c000008351065106TextEditor$WS_DIR$\..\..\Source\tasks.c0000012964934349343TextEditor$WS_DIR$\..\Common\Minimal\IntQueue.c000003351674016740TextEditor$WS_DIR$\..\..\Source\portable\IAR\RX100\port.c0000000030100000010000001 + + + + + + + iaridepm.enu1-2-2627400-2-2200200119048203252239286639228-2-23131682-2-216843151002381320122119048203252 + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wspos b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wspos new file mode 100644 index 000000000..ecdc2c482 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wspos @@ -0,0 +1,2 @@ +[MainWindow] +WindowPlacement=_ 519 0 1619 872 3 diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Blinky_Demo/main_blinky.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Blinky_Demo/main_blinky.c new file mode 100644 index 000000000..9ad0a7a61 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Blinky_Demo/main_blinky.c @@ -0,0 +1,235 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +/****************************************************************************** + * NOTE 1: This project provides two demo applications. A simple blinky style + * project, and a more comprehensive test and demo application. The + * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting in main.c is used to select + * between the two. See the notes on using mainCREATE_SIMPLE_BLINKY_DEMO_ONLY + * in main.c. This file implements the simply blinky style version. + * + * NOTE 2: This file only contains the source code that is specific to the + * basic demo. Generic functions, such FreeRTOS hook functions, and functions + * required to configure the hardware are defined in main.c. + ****************************************************************************** + * + * main_blinky() creates one queue, and two tasks. It then starts the + * scheduler. + * + * The Queue Send Task: + * The queue send task is implemented by the prvQueueSendTask() function in + * this file. prvQueueSendTask() sits in a loop that causes it to repeatedly + * block for 200 milliseconds, before sending the value 100 to the queue that + * was created within main_blinky(). Once the value is sent, the task loops + * back around to block for another 200 milliseconds...and so on. + * + * The Queue Receive Task: + * The queue receive task is implemented by the prvQueueReceiveTask() function + * in this file. prvQueueReceiveTask() sits in a loop where it repeatedly + * blocks on attempts to read data from the queue that was created within + * main_blinky(). When data is received, the task checks the value of the + * data, and if the value equals the expected 100, toggles an LED. The 'block + * time' parameter passed to the queue receive function specifies that the + * task should be held in the Blocked state indefinitely to wait for data to + * be available on the queue. The queue receive task will only leave the + * Blocked state when the queue send task writes to the queue. As the queue + * send task writes to the queue every 200 milliseconds, the queue receive + * task leaves the Blocked state every 200 milliseconds, and therefore toggles + * the LED every 200 milliseconds. + */ + +/* Kernel includes. */ +#include "FreeRTOS.h" +#include "task.h" +#include "semphr.h" + +/* Renesas includes. */ +#include +#include "r_cg_macrodriver.h" +#include "r_cg_userdefine.h" + +/* Priorities at which the tasks are created. */ +#define mainQUEUE_RECEIVE_TASK_PRIORITY ( tskIDLE_PRIORITY + 2 ) +#define mainQUEUE_SEND_TASK_PRIORITY ( tskIDLE_PRIORITY + 1 ) + +/* The rate at which data is sent to the queue. The 200ms value is converted +to ticks using the portTICK_PERIOD_MS constant. */ +#define mainQUEUE_SEND_FREQUENCY_MS ( 200 / portTICK_PERIOD_MS ) + +/* The number of items the queue can hold. This is 1 as the receive task +will remove items as they are added, meaning the send task should always find +the queue empty. */ +#define mainQUEUE_LENGTH ( 1 ) + +/*-----------------------------------------------------------*/ + +/* + * Called by main when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 1 in + * main.c. + */ +void main_blinky( void ); + +/* + * The tasks as described in the comments at the top of this file. + */ +static void prvQueueReceiveTask( void *pvParameters ); +static void prvQueueSendTask( void *pvParameters ); + +/*-----------------------------------------------------------*/ + +/* The queue used by both tasks. */ +static QueueHandle_t xQueue = NULL; + +/*-----------------------------------------------------------*/ + +void main_blinky( void ) +{ + /* Create the queue. */ + xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( uint32_t ) ); + + if( xQueue != NULL ) + { + /* Start the two tasks as described in the comments at the top of this + file. */ + xTaskCreate( prvQueueReceiveTask, /* The function that implements the task. */ + "Rx", /* The text name assigned to the task - for debug only as it is not used by the kernel. */ + configMINIMAL_STACK_SIZE, /* The size of the stack to allocate to the task. */ + NULL, /* The parameter passed to the task - not used in this case. */ + mainQUEUE_RECEIVE_TASK_PRIORITY, /* The priority assigned to the task. */ + NULL ); /* The task handle is not required, so NULL is passed. */ + + xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL ); + + /* Start the tasks and timer running. */ + vTaskStartScheduler(); + } + + /* If all is well, the scheduler will now be running, and the following + line will never be reached. If the following line does execute, then + there was either insufficient FreeRTOS heap memory available for the idle + and/or timer tasks to be created, or vTaskStartScheduler() was called from + User mode. See the memory management section on the FreeRTOS web site for + more details on the FreeRTOS heap http://www.freertos.org/a00111.html. The + mode from which main() is called is set in the C start up code and must be + a privileged mode (not user mode). */ + for( ;; ); +} +/*-----------------------------------------------------------*/ + +static void prvQueueSendTask( void *pvParameters ) +{ +TickType_t xNextWakeTime; +const unsigned long ulValueToSend = 100UL; + + /* Remove compiler warning about unused parameter. */ + ( void ) pvParameters; + + /* Initialise xNextWakeTime - this only needs to be done once. */ + xNextWakeTime = xTaskGetTickCount(); + + for( ;; ) + { + /* Place this task in the blocked state until it is time to run again. */ + vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS ); + + /* Send to the queue - causing the queue receive task to unblock and + toggle the LED. 0 is used as the block time so the sending operation + will not block - it shouldn't need to block as the queue should always + be empty at this point in the code. */ + xQueueSend( xQueue, &ulValueToSend, 0U ); + } +} +/*-----------------------------------------------------------*/ + +static void prvQueueReceiveTask( void *pvParameters ) +{ +unsigned long ulReceivedValue; +const unsigned long ulExpectedValue = 100UL; + + /* Remove compiler warning about unused parameter. */ + ( void ) pvParameters; + + for( ;; ) + { + /* Wait until something arrives in the queue - this task will block + indefinitely provided INCLUDE_vTaskSuspend is set to 1 in + FreeRTOSConfig.h. */ + xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY ); + + /* To get here something must have been received from the queue, but + is it the expected value? If it is, toggle the LED. */ + if( ulReceivedValue == ulExpectedValue ) + { + LED0 = !LED0; + ulReceivedValue = 0U; + } + } +} +/*-----------------------------------------------------------*/ + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h new file mode 100644 index 000000000..50f3250c9 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h @@ -0,0 +1,167 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + + +#ifndef FREERTOS_CONFIG_H +#define FREERTOS_CONFIG_H + +#ifdef __ICCRX__ + #include + #include +#endif + +#ifdef __GNUC__ + #include "iodefine.h" +#endif + +/*----------------------------------------------------------- + * Application specific definitions. + * + * These definitions should be adjusted for your particular hardware and + * application requirements. + * + * THESE PARAMETERS ARE DESCRIBED WITHIN THE 'CONFIGURATION' SECTION OF THE + * FreeRTOS API DOCUMENTATION AVAILABLE ON THE FreeRTOS.org WEB SITE. + * + * See http://www.freertos.org/a00110.html. + *----------------------------------------------------------*/ + +#define configUSE_PREEMPTION 1 +#define configUSE_IDLE_HOOK 0 +#define configUSE_TICK_HOOK 1 +#define configCPU_CLOCK_HZ ( 32000000 ) /* Set in mcu_info.h. */ +#define configPERIPHERAL_CLOCK_HZ ( 32000000 ) /* Set in muc_info.h. */ +#define configTICK_RATE_HZ ( ( TickType_t ) 1000 ) +#define configMINIMAL_STACK_SIZE ( ( unsigned short ) 125 ) +#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 45 * 1024 ) ) +#define configMAX_TASK_NAME_LEN ( 12 ) +#define configUSE_TRACE_FACILITY 1 +#define configUSE_16_BIT_TICKS 0 +#define configIDLE_SHOULD_YIELD 1 +#define configUSE_CO_ROUTINES 0 +#define configUSE_MUTEXES 1 +#define configGENERATE_RUN_TIME_STATS 0 +#define configCHECK_FOR_STACK_OVERFLOW 2 +#define configUSE_RECURSIVE_MUTEXES 1 +#define configQUEUE_REGISTRY_SIZE 0 +#define configUSE_MALLOC_FAILED_HOOK 0 +#define configUSE_APPLICATION_TASK_TAG 0 +#define configUSE_COUNTING_SEMAPHORES 1 + +#define configMAX_PRIORITIES ( 7 ) +#define configMAX_CO_ROUTINE_PRIORITIES ( 2 ) + +/* Software timer definitions. */ +#define configUSE_TIMERS 1 +#define configTIMER_TASK_PRIORITY ( configMAX_PRIORITIES - 1 ) +#define configTIMER_QUEUE_LENGTH 5 +#define configTIMER_TASK_STACK_DEPTH ( configMINIMAL_STACK_SIZE ) + +/* The interrupt priority used by the kernel itself for the tick interrupt and +the pended interrupt. This would normally be the lowest priority. */ +#define configKERNEL_INTERRUPT_PRIORITY 1 + +/* The maximum interrupt priority from which FreeRTOS API calls can be made. +Interrupts that use a priority above this will not be effected by anything the +kernel is doing. */ +#define configMAX_SYSCALL_INTERRUPT_PRIORITY 4 + +/* Set the following definitions to 1 to include the API function, or zero +to exclude the API function. */ + +#define INCLUDE_vTaskPrioritySet 1 +#define INCLUDE_uxTaskPriorityGet 1 +#define INCLUDE_vTaskDelete 1 +#define INCLUDE_vTaskCleanUpResources 0 +#define INCLUDE_vTaskSuspend 1 +#define INCLUDE_vTaskDelayUntil 1 +#define INCLUDE_vTaskDelay 1 +#define INCLUDE_uxTaskGetStackHighWaterMark 1 +#define INCLUDE_xTaskGetSchedulerState 1 +#define INCLUDE_eTaskGetState 1 +#define INCLUDE_xTimerPendFunctionCall 1 + +#define configASSERT( x ) if( ( x ) == 0 ) { taskDISABLE_INTERRUPTS(); for( ;; ); } + +/* The configPRE_SLEEP_PROCESSING() and configPOST_SLEEP_PROCESSING() macros +allow the application writer to add additional code before and after the MCU is +placed into the low power state respectively. The implementations provided in +this demo can be extended to save even more power - for example the analog +input used by the low power demo could be switched off in the pre-sleep macro +and back on again in the post sleep macro. */ +void vPreSleepProcessing( unsigned long xExpectedIdleTime ); +void vPostSleepProcessing( unsigned long xExpectedIdleTime ); +#define configPRE_SLEEP_PROCESSING( xExpectedIdleTime ) vPreSleepProcessing( xExpectedIdleTime ); +#define configPOST_SLEEP_PROCESSING( xExpectedIdleTime ) vPostSleepProcessing( xExpectedIdleTime ); + +/* configTICK_VECTOR must be set to the interrupt vector used by the peripheral +that generates the tick interrupt. */ +#define configTICK_VECTOR VECT_CMT0_CMI0 + +#endif /* FREERTOS_CONFIG_H */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.c new file mode 100644 index 000000000..5fc16a555 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.c @@ -0,0 +1,187 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +/* + * This file contains the non-portable and therefore RX62N specific parts of + * the IntQueue standard demo task - namely the configuration of the timers + * that generate the interrupts and the interrupt entry points. + */ + +/* Scheduler includes. */ +#include "FreeRTOS.h" +#include "task.h" + +/* Demo includes. */ +#include "IntQueueTimer.h" +#include "IntQueue.h" + +#define tmrTIMER_0_1_FREQUENCY ( 2000UL ) +#define tmrTIMER_2_3_FREQUENCY ( 2111UL ) + +void vInitialiseTimerForIntQueueTest( void ) +{ + /* Ensure interrupts do not start until full configuration is complete. */ + portENTER_CRITICAL(); + { + /* Give write access. */ + SYSTEM.PRCR.WORD = 0xa502; + + /* Cascade two 8bit timer channels to generate the interrupts. + 8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are + utilised for this test. */ + + /* Enable the timers. */ + SYSTEM.MSTPCRA.BIT.MSTPA5 = 0; + SYSTEM.MSTPCRA.BIT.MSTPA4 = 0; + + /* Enable compare match A interrupt request. */ + TMR0.TCR.BIT.CMIEA = 1; + TMR2.TCR.BIT.CMIEA = 1; + + /* Clear the timer on compare match A. */ + TMR0.TCR.BIT.CCLR = 1; + TMR2.TCR.BIT.CCLR = 1; + + /* Set the compare match value. */ + TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); + TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); + + /* 16 bit operation ( count from timer 1,2 ). */ + TMR0.TCCR.BIT.CSS = 3; + TMR2.TCCR.BIT.CSS = 3; + + /* Use PCLK as the input. */ + TMR1.TCCR.BIT.CSS = 1; + TMR3.TCCR.BIT.CSS = 1; + + /* Divide PCLK by 8. */ + TMR1.TCCR.BIT.CKS = 2; + TMR3.TCCR.BIT.CKS = 2; + + /* Enable TMR 0, 2 interrupts. */ + TMR0.TCR.BIT.CMIEA = 1; + TMR2.TCR.BIT.CMIEA = 1; + + /* Set interrupt priority and enable. */ + IPR( TMR0, CMIA0 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1; + IR( TMR0, CMIA0 ) = 0U; + IEN( TMR0, CMIA0 ) = 1U; + + /* Do the same for TMR2, but to vector 129. */ + IPR( TMR2, CMIA2 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 2; + IR( TMR2, CMIA2 ) = 0U; + IEN( TMR2, CMIA2 ) = 1U; + } + portEXIT_CRITICAL(); +} +/*-----------------------------------------------------------*/ + +#ifdef __GNUC__ + + void vIntQTimerISR0( void ) __attribute__ ((interrupt)); + void vIntQTimerISR1( void ) __attribute__ ((interrupt)); + + void vIntQTimerISR0( void ) + { + /* Enable interrupts to allow interrupt nesting. */ + __asm volatile( "setpsw i" ); + + portYIELD_FROM_ISR( xFirstTimerHandler() ); + } + /*-----------------------------------------------------------*/ + + void vIntQTimerISR1( void ) + { + /* Enable interrupts to allow interrupt nesting. */ + __asm volatile( "setpsw i" ); + + portYIELD_FROM_ISR( xSecondTimerHandler() ); + } + +#endif /* __GNUC__ */ + +#ifdef __ICCRX__ + +#pragma vector = VECT_TMR0_CMIA0 +__interrupt void vT0_1InterruptHandler( void ) +{ + __enable_interrupt(); + portYIELD_FROM_ISR( xFirstTimerHandler() ); +} +/*-----------------------------------------------------------*/ + +#pragma vector = VECT_TMR2_CMIA2 +__interrupt void vT2_3InterruptHandler( void ) +{ + __enable_interrupt(); + portYIELD_FROM_ISR( xSecondTimerHandler() ); +} + +#endif /* __ICCRX__ */ + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.h new file mode 100644 index 000000000..fcf9f8c1f --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.h @@ -0,0 +1,78 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +#ifndef INT_QUEUE_TIMER_H +#define INT_QUEUE_TIMER_H + +void vInitialiseTimerForIntQueueTest( void ); +portBASE_TYPE xTimer0Handler( void ); +portBASE_TYPE xTimer1Handler( void ); + +#endif + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_GCC.S b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_GCC.S new file mode 100644 index 000000000..0d8d1e4cf --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_GCC.S @@ -0,0 +1,235 @@ +;/* +; FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. +; All rights reserved +; +; VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. +; +; *************************************************************************** +; * * +; * FreeRTOS provides completely free yet professionally developed, * +; * robust, strictly quality controlled, supported, and cross * +; * platform software that has become a de facto standard. * +; * * +; * Help yourself get started quickly and support the FreeRTOS * +; * project by purchasing a FreeRTOS tutorial book, reference * +; * manual, or both from: http://www.FreeRTOS.org/Documentation * +; * * +; * Thank you! * +; * * +; *************************************************************************** +; +; This file is part of the FreeRTOS distribution. +; +; FreeRTOS is free software; you can redistribute it and/or modify it under +; the terms of the GNU General Public License (version 2) as published by the +; Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. +; +; >>! NOTE: The modification to the GPL is included to allow you to distribute +; >>! a combined work that includes FreeRTOS without being obliged to provide +; >>! the source code for proprietary components outside of the FreeRTOS +; >>! kernel. +; +; FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY +; WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS +; FOR A PARTICULAR PURPOSE. Full license text is available from the following +; link: http://www.freertos.org/a00114.html +; +; 1 tab == 4 spaces! +; +; *************************************************************************** +; * * +; * Having a problem? Start by reading the FAQ "My application does * +; * not run, what could be wrong?" * +; * * +; * http://www.FreeRTOS.org/FAQHelp.html * +; * * +; *************************************************************************** +; +; http://www.FreeRTOS.org - Documentation, books, training, latest versions, +; license and Real Time Engineers Ltd. contact details.; +; +; http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, +; including FreeRTOS+Trace - an indispensable productivity tool, a DOS +; compatible FAT file system, and our tiny thread aware UDP/IP stack. +; +; http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High +; Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS +; licenses offer ticketed support, indemnification and middleware. +; +; http://www.SafeRTOS.com - High Integrity Systems also provide a safety +; engineered and independently SIL3 certified version for use in safety and +; mission critical applications that require provable dependability. +; +; 1 tab == 4 spaces! +;*/ + + .global _vRegTest1Implementation + .global _vRegTest2Implementation + + .extern _ulRegTest1LoopCounter + .extern _ulRegTest2LoopCounter + + .text + + +;/* This function is explained in the comments at the top of main.c. */ +_vRegTest1Implementation: + + ; Put a known value in each register. + MOV.L #1, R1 + MOV.L #2, R2 + MOV.L #3, R3 + MOV.L #4, R4 + MOV.L #5, R5 + MOV.L #6, R6 + MOV.L #7, R7 + MOV.L #8, R8 + MOV.L #9, R9 + MOV.L #10, R10 + MOV.L #11, R11 + MOV.L #12, R12 + MOV.L #13, R13 + MOV.L #14, R14 + MOV.L #15, R15 + + ; Loop, checking each itteration that each register still contains the + ; expected value. +TestLoop1: + + ; Push the registers that are going to get clobbered. + PUSHM R14-R15 + + ; Increment the loop counter to show this task is still getting CPU time. + MOV.L #_ulRegTest1LoopCounter, R14 + MOV.L [ R14 ], R15 + ADD #1, R15 + MOV.L R15, [ R14 ] + + ; Yield to extend the text coverage. Set the bit in the ITU SWINTR register. + MOV.L #1, R14 + MOV.L #0872E0H, R15 + MOV.B R14, [R15] + NOP + NOP + + ; Restore the clobbered registers. + POPM R14-R15 + + ; Now compare each register to ensure it still contains the value that was + ; set before this loop was entered. + CMP #1, R1 + BNE RegTest1Error + CMP #2, R2 + BNE RegTest1Error + CMP #3, R3 + BNE RegTest1Error + CMP #4, R4 + BNE RegTest1Error + CMP #5, R5 + BNE RegTest1Error + CMP #6, R6 + BNE RegTest1Error + CMP #7, R7 + BNE RegTest1Error + CMP #8, R8 + BNE RegTest1Error + CMP #9, R9 + BNE RegTest1Error + CMP #10, R10 + BNE RegTest1Error + CMP #11, R11 + BNE RegTest1Error + CMP #12, R12 + BNE RegTest1Error + CMP #13, R13 + BNE RegTest1Error + CMP #14, R14 + BNE RegTest1Error + CMP #15, R15 + BNE RegTest1Error + + ; All comparisons passed, start a new itteratio of this loop. + BRA TestLoop1 + +RegTest1Error: + ; A compare failed, just loop here so the loop counter stops incrementing + ; causing the check task to indicate the error. + BRA RegTest1Error +;/*-----------------------------------------------------------*/ + +;/* This function is explained in the comments at the top of main.c. */ +_vRegTest2Implementation: + + ; Put a known value in each register. + MOV.L #10, R1 + MOV.L #20, R2 + MOV.L #30, R3 + MOV.L #40, R4 + MOV.L #50, R5 + MOV.L #60, R6 + MOV.L #70, R7 + MOV.L #80, R8 + MOV.L #90, R9 + MOV.L #100, R10 + MOV.L #110, R11 + MOV.L #120, R12 + MOV.L #130, R13 + MOV.L #140, R14 + MOV.L #150, R15 + + ; Loop, checking on each itteration that each register still contains the + ; expected value. +TestLoop2: + + ; Push the registers that are going to get clobbered. + PUSHM R14-R15 + + ; Increment the loop counter to show this task is still getting CPU time. + MOV.L #_ulRegTest2LoopCounter, R14 + MOV.L [ R14 ], R15 + ADD #1, R15 + MOV.L R15, [ R14 ] + + ; Restore the clobbered registers. + POPM R14-R15 + + CMP #10, R1 + BNE RegTest2Error + CMP #20, R2 + BNE RegTest2Error + CMP #30, R3 + BNE RegTest2Error + CMP #40, R4 + BNE RegTest2Error + CMP #50, R5 + BNE RegTest2Error + CMP #60, R6 + BNE RegTest2Error + CMP #70, R7 + BNE RegTest2Error + CMP #80, R8 + BNE RegTest2Error + CMP #90, R9 + BNE RegTest2Error + CMP #100, R10 + BNE RegTest2Error + CMP #110, R11 + BNE RegTest2Error + CMP #120, R12 + BNE RegTest2Error + CMP #130, R13 + BNE RegTest2Error + CMP #140, R14 + BNE RegTest2Error + CMP #150, R15 + BNE RegTest2Error + + ; All comparisons passed, start a new itteratio of this loop. + BRA TestLoop2 + +RegTest2Error: + ; A compare failed, just loop here so the loop counter stops incrementing + ; - causing the check task to indicate the error. + BRA RegTest2Error + + .END diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_IAR.s b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_IAR.s new file mode 100644 index 000000000..b5e790f4d --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_IAR.s @@ -0,0 +1,269 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + + PUBLIC _vRegTest1Implementation + PUBLIC _vRegTest2Implementation + + EXTERN _ulRegTest1CycleCount + EXTERN _ulRegTest2CycleCount + + RSEG CODE:CODE(4) + +_vRegTest1Implementation: + + /* Set each register to a known value. */ + MOV.L #0x33333333, R15 + MVTACHI R15 + MOV.L #0x44444444, R15 + MVTACLO R15 + MOV.L #1, R1 + MOV.L #2, R2 + MOV.L #3, R3 + MOV.L #4, R4 + MOV.L #5, R5 + MOV.L #6, R6 + MOV.L #7, R7 + MOV.L #8, R8 + MOV.L #9, R9 + MOV.L #10, R10 + MOV.L #11, R11 + MOV.L #12, R12 + MOV.L #13, R13 + MOV.L #14, R14 + MOV.L #15, R15 + + /* Loop, checking each iteration that each register still contains the + expected value. */ + TestLoop1: + + /* Push the registers that are going to get clobbered. */ + PUSHM R14-R15 + + /* Increment the loop counter to show this task is still getting CPU + time. */ + MOV.L #_ulRegTest1CycleCount, R14 + MOV.L [ R14 ], R15 + ADD #1, R15 + MOV.L R15, [ R14 ] + + /* Yield to extend the text coverage. Set the bit in the ITU SWINTR + register. */ + MOV.L #1, R14 + MOV.L #0872E0H, R15 + MOV.B R14, [R15] + NOP + NOP + + /* Check the accumulator value. */ + MVFACHI R15 + CMP #0x33333333, R15 + BNE RegTest2Error + MVFACMI R15 + CMP #0x33334444, R15 + BNE RegTest2Error + + /* Restore the clobbered registers. */ + POPM R14-R15 + + /* Now compare each register to ensure it still contains the value that + was set before this loop was entered. */ + CMP #1, R1 + BNE RegTest1Error + CMP #2, R2 + BNE RegTest1Error + CMP #3, R3 + BNE RegTest1Error + CMP #4, R4 + BNE RegTest1Error + CMP #5, R5 + BNE RegTest1Error + CMP #6, R6 + BNE RegTest1Error + CMP #7, R7 + BNE RegTest1Error + CMP #8, R8 + BNE RegTest1Error + CMP #9, R9 + BNE RegTest1Error + CMP #10, R10 + BNE RegTest1Error + CMP #11, R11 + BNE RegTest1Error + CMP #12, R12 + BNE RegTest1Error + CMP #13, R13 + BNE RegTest1Error + CMP #14, R14 + BNE RegTest1Error + CMP #15, R15 + BNE RegTest1Error + + /* All comparisons passed, start a new iteration of this loop. */ + BRA TestLoop1 + + /* A compare failed, just loop here so the loop counter stops + incrementing causing the check timer to indicate the error. */ + RegTest1Error: + BRA RegTest1Error + +/*-----------------------------------------------------------*/ + +_vRegTest2Implementation: + + /* Set each register to a known value. */ + MOV.L #0x11111111, R15 + MVTACHI R15 + MOV.L #0x22222222, R15 + MVTACLO R15 + MOV.L #100, R1 + MOV.L #200, R2 + MOV.L #300, R3 + MOV.L #400, R4 + MOV.L #500, R5 + MOV.L #600, R6 + MOV.L #700, R7 + MOV.L #800, R8 + MOV.L #900, R9 + MOV.L #1000, R10 + MOV.L #1001, R11 + MOV.L #1002, R12 + MOV.L #1003, R13 + MOV.L #1004, R14 + MOV.L #1005, R15 + + /* Loop, checking each iteration that each register still contains the + expected value. */ + TestLoop2: + + /* Push the registers that are going to get clobbered. */ + PUSHM R14-R15 + + /* Increment the loop counter to show this task is still getting CPU + time. */ + MOV.L #_ulRegTest2CycleCount, R14 + MOV.L [ R14 ], R15 + ADD #1, R15 + MOV.L R15, [ R14 ] + + /* Check the accumulator value. */ + MVFACHI R15 + CMP #0x11111111, R15 + BNE RegTest2Error + MVFACMI R15 + CMP #0x11112222, R15 + BNE RegTest2Error + + /* Restore the clobbered registers. */ + POPM R14-R15 + + /* Now compare each register to ensure it still contains the value that + was set before this loop was entered. */ + CMP #100, R1 + BNE RegTest2Error + CMP #200, R2 + BNE RegTest2Error + CMP #300, R3 + BNE RegTest2Error + CMP #400, R4 + BNE RegTest2Error + CMP #500, R5 + BNE RegTest2Error + CMP #600, R6 + BNE RegTest2Error + CMP #700, R7 + BNE RegTest2Error + CMP #800, R8 + BNE RegTest2Error + CMP #900, R9 + BNE RegTest2Error + CMP #1000, R10 + BNE RegTest2Error + CMP #1001, R11 + BNE RegTest2Error + CMP #1002, R12 + BNE RegTest2Error + CMP #1003, R13 + BNE RegTest2Error + CMP #1004, R14 + BNE RegTest2Error + CMP #1005, R15 + BNE RegTest2Error + + /* All comparisons passed, start a new iteration of this loop. */ + BRA TestLoop2 + + /* A compare failed, just loop here so the loop counter stops + incrementing causing the check timer to indicate the error. */ + RegTest2Error: + BRA RegTest2Error + +/*-----------------------------------------------------------*/ + + END + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/main_full.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/main_full.c new file mode 100644 index 000000000..bae60b1d3 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/main_full.c @@ -0,0 +1,505 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +/****************************************************************************** + * NOTE 1: This project provides two demo applications. A simple blinky + * style project, and a more comprehensive test and demo application. The + * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting in main.c is used to + * select between the two. See the notes on using + * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY in main.c. This file implements the + * comprehensive version. + * + * NOTE 2: This file only contains the source code that is specific to the + * full demo. Generic functions, such FreeRTOS hook functions, and functions + * required to configure the hardware, are defined in main.c. + * + ****************************************************************************** + * + * main_full() creates all the demo application tasks and software timers, then + * starts the scheduler. The web documentation provides more details of the + * standard demo application tasks, which provide no particular functionality, + * but do provide a good example of how to use the FreeRTOS API. + * + * In addition to the standard demo tasks, the following tasks and tests are + * defined and/or created within this file: + * + * "Reg test" tasks - These fill both the core and floating point registers with + * known values, then check that each register maintains its expected value for + * the lifetime of the task. Each task uses a different set of values. The reg + * test tasks execute with a very low priority, so get preempted very + * frequently. A register containing an unexpected value is indicative of an + * error in the context switching mechanism. + * + * "Check" task - The check task period is initially set to three seconds. The + * task checks that all the standard demo tasks, and the register check tasks, + * are not only still executing, but are executing without reporting any errors. + * If the check task discovers that a task has either stalled, or reported an + * error, then it changes its own execution period from the initial three + * seconds, to just 200ms. The check task also toggles an LED each time it is + * called. This provides a visual indication of the system status: If the LED + * toggles every three seconds, then no issues have been discovered. If the LED + * toggles every 200ms, then an issue has been discovered with at least one + * task. + */ + +/* Standard includes. */ +#include + +/* Kernel includes. */ +#include "FreeRTOS.h" +#include "task.h" +#include "timers.h" +#include "semphr.h" + +/* Standard demo application includes. */ +#include "flop.h" +#include "semtest.h" +#include "dynamic.h" +#include "BlockQ.h" +#include "blocktim.h" +#include "countsem.h" +#include "GenQTest.h" +#include "recmutex.h" +#include "death.h" +#include "partest.h" +#include "comtest2.h" +#include "serial.h" +#include "TimerDemo.h" +#include "QueueOverwrite.h" +#include "IntQueue.h" +#include "EventGroupsDemo.h" +#include "TaskNotify.h" +#include "IntSemTest.h" + +/* Renesas includes. */ +#include +#include "r_cg_macrodriver.h" +#include "r_cg_userdefine.h" + +/* Priorities for the demo application tasks. */ +#define mainSEM_TEST_PRIORITY ( tskIDLE_PRIORITY + 1UL ) +#define mainBLOCK_Q_PRIORITY ( tskIDLE_PRIORITY + 2UL ) +#define mainCREATOR_TASK_PRIORITY ( tskIDLE_PRIORITY + 3UL ) +#define mainFLOP_TASK_PRIORITY ( tskIDLE_PRIORITY ) +#define mainUART_COMMAND_CONSOLE_STACK_SIZE ( configMINIMAL_STACK_SIZE * 3UL ) +#define mainCOM_TEST_TASK_PRIORITY ( tskIDLE_PRIORITY + 2 ) +#define mainCHECK_TASK_PRIORITY ( configMAX_PRIORITIES - 1 ) +#define mainQUEUE_OVERWRITE_PRIORITY ( tskIDLE_PRIORITY ) + +/* The priority used by the UART command console task. */ +#define mainUART_COMMAND_CONSOLE_TASK_PRIORITY ( configMAX_PRIORITIES - 2 ) + +/* A block time of zero simply means "don't block". */ +#define mainDONT_BLOCK ( 0UL ) + +/* The period after which the check timer will expire, in ms, provided no errors +have been reported by any of the standard demo tasks. ms are converted to the +equivalent in ticks using the portTICK_PERIOD_MS constant. */ +#define mainNO_ERROR_CHECK_TASK_PERIOD ( 3000UL / portTICK_PERIOD_MS ) + +/* The period at which the check timer will expire, in ms, if an error has been +reported in one of the standard demo tasks. ms are converted to the equivalent +in ticks using the portTICK_PERIOD_MS constant. */ +#define mainERROR_CHECK_TASK_PERIOD ( 200UL / portTICK_PERIOD_MS ) + +/* Parameters that are passed into the register check tasks solely for the +purpose of ensuring parameters are passed into tasks correctly. */ +#define mainREG_TEST_1_PARAMETER ( ( void * ) 0x12121212UL ) +#define mainREG_TEST_2_PARAMETER ( ( void * ) 0x12345678UL ) + +/* The base period used by the timer test tasks. */ +#define mainTIMER_TEST_PERIOD ( 50 ) + +/*-----------------------------------------------------------*/ + +/* + * Entry point for the comprehensive demo (as opposed to the simple blinky + * demo). + */ +void main_full( void ); + +/* + * The full demo includes some functionality called from the tick hook. + */ +void vFullDemoTickHook( void ); + + /* + * The check task, as described at the top of this file. + */ +static void prvCheckTask( void *pvParameters ); + +/* + * Register check tasks, and the tasks used to write over and check the contents + * of the registers, as described at the top of this file. The nature of these + * files necessitates that they are written in assembly, but the entry points + * are kept in the C file for the convenience of checking the task parameter. + */ +static void prvRegTest1Task( void *pvParameters ); +static void prvRegTest2Task( void *pvParameters ); +void vRegTest1Implementation( void ); +void vRegTest2Implementation( void ); + +/* + * A high priority task that does nothing other than execute at a pseudo random + * time to ensure the other test tasks don't just execute in a repeating + * pattern. + */ +static void prvPseudoRandomiser( void *pvParameters ); + +/*-----------------------------------------------------------*/ + +/* The following two variables are used to communicate the status of the +register check tasks to the check task. If the variables keep incrementing, +then the register check tasks have not discovered any errors. If a variable +stops incrementing, then an error has been found. */ +volatile unsigned long ulRegTest1LoopCounter = 0UL, ulRegTest2LoopCounter = 0UL; + +/* String for display in the web server. It is set to an error message if the +check task detects an error. */ +const char *pcStatusMessage = "All tasks running without error"; +/*-----------------------------------------------------------*/ + +void main_full( void ) +{ + /* Start all the other standard demo/test tasks. They have no particular + functionality, but do demonstrate how to use the FreeRTOS API and test the + kernel port. */ + vStartInterruptQueueTasks(); + vStartDynamicPriorityTasks(); + vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY ); + vCreateBlockTimeTasks(); + vStartCountingSemaphoreTasks(); + vStartGenericQueueTasks( tskIDLE_PRIORITY ); + vStartRecursiveMutexTasks(); + vStartSemaphoreTasks( mainSEM_TEST_PRIORITY ); +//_RB_ vStartMathTasks( mainFLOP_TASK_PRIORITY ); + vStartTimerDemoTask( mainTIMER_TEST_PERIOD ); + vStartQueueOverwriteTask( mainQUEUE_OVERWRITE_PRIORITY ); + vStartEventGroupTasks(); + vStartTaskNotifyTask(); + vStartInterruptSemaphoreTasks(); + + /* Create the register check tasks, as described at the top of this file */ + xTaskCreate( prvRegTest1Task, "RegTst1", configMINIMAL_STACK_SIZE, mainREG_TEST_1_PARAMETER, tskIDLE_PRIORITY, NULL ); + xTaskCreate( prvRegTest2Task, "RegTst2", configMINIMAL_STACK_SIZE, mainREG_TEST_2_PARAMETER, tskIDLE_PRIORITY, NULL ); + + /* Create the task that just adds a little random behaviour. */ + xTaskCreate( prvPseudoRandomiser, "Rnd", configMINIMAL_STACK_SIZE, NULL, configMAX_PRIORITIES - 1, NULL ); + + /* Create the task that performs the 'check' functionality, as described at + the top of this file. */ + xTaskCreate( prvCheckTask, "Check", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL ); + + /* The set of tasks created by the following function call have to be + created last as they keep account of the number of tasks they expect to see + running. */ + vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY ); + + /* Start the scheduler. */ + vTaskStartScheduler(); + + /* If all is well, the scheduler will now be running, and the following + line will never be reached. If the following line does execute, then + there was either insufficient FreeRTOS heap memory available for the idle + and/or timer tasks to be created, or vTaskStartScheduler() was called from + User mode. See the memory management section on the FreeRTOS web site for + more details on the FreeRTOS heap http://www.freertos.org/a00111.html. The + mode from which main() is called is set in the C start up code and must be + a privileged mode (not user mode). */ + for( ;; ); +} +/*-----------------------------------------------------------*/ + +static void prvCheckTask( void *pvParameters ) +{ +TickType_t xDelayPeriod = mainNO_ERROR_CHECK_TASK_PERIOD; +TickType_t xLastExecutionTime; +static unsigned long ulLastRegTest1Value = 0, ulLastRegTest2Value = 0; +unsigned long ulErrorFound = pdFALSE; + + /* Just to stop compiler warnings. */ + ( void ) pvParameters; + + /* Initialise xLastExecutionTime so the first call to vTaskDelayUntil() + works correctly. */ + xLastExecutionTime = xTaskGetTickCount(); + + /* Cycle for ever, delaying then checking all the other tasks are still + operating without error. The onboard LED is toggled on each iteration. + If an error is detected then the delay period is decreased from + mainNO_ERROR_CHECK_TASK_PERIOD to mainERROR_CHECK_TASK_PERIOD. This has the + effect of increasing the rate at which the onboard LED toggles, and in so + doing gives visual feedback of the system status. */ + for( ;; ) + { + /* Delay until it is time to execute again. */ + vTaskDelayUntil( &xLastExecutionTime, xDelayPeriod ); + + /* Check all the demo tasks (other than the flash tasks) to ensure + that they are all still running, and that none have detected an error. */ + if( xAreIntQueueTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 0UL; + } + +#ifdef _RB_ + if( xAreMathsTaskStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 1UL; + } +#endif + if( xAreDynamicPriorityTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 2UL; + } + + if( xAreBlockingQueuesStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 3UL; + } + + if ( xAreBlockTimeTestTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 4UL; + } + + if ( xAreGenericQueueTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 5UL; + } + + if ( xAreRecursiveMutexTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 6UL; + } + + if( xIsCreateTaskStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 7UL; + } + + if( xAreSemaphoreTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 8UL; + } + + if( xAreTimerDemoTasksStillRunning( ( TickType_t ) mainNO_ERROR_CHECK_TASK_PERIOD ) != pdPASS ) + { + ulErrorFound |= 1UL << 9UL; + } + + if( xAreCountingSemaphoreTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 10UL; + } + + if( xIsQueueOverwriteTaskStillRunning() != pdPASS ) + { + ulErrorFound |= 1UL << 11UL; + } + + if( xAreEventGroupTasksStillRunning() != pdPASS ) + { + ulErrorFound |= 1UL << 12UL; + } + + if( xAreTaskNotificationTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 13UL; + } + + if( xAreInterruptSemaphoreTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 14UL; + } + + /* Check that the register test 1 task is still running. */ + if( ulLastRegTest1Value == ulRegTest1LoopCounter ) + { + ulErrorFound |= 1UL << 15UL; + } + ulLastRegTest1Value = ulRegTest1LoopCounter; + + /* Check that the register test 2 task is still running. */ + if( ulLastRegTest2Value == ulRegTest2LoopCounter ) + { + ulErrorFound |= 1UL << 16UL; + } + ulLastRegTest2Value = ulRegTest2LoopCounter; + + /* Toggle the check LED to give an indication of the system status. If + the LED toggles every mainNO_ERROR_CHECK_TASK_PERIOD milliseconds then + everything is ok. A faster toggle indicates an error. */ + LED0 = !LED0; + + if( ulErrorFound != pdFALSE ) + { + /* An error has been detected in one of the tasks - flash the LED + at a higher frequency to give visible feedback that something has + gone wrong (it might just be that the loop back connector required + by the comtest tasks has not been fitted). */ + xDelayPeriod = mainERROR_CHECK_TASK_PERIOD; + pcStatusMessage = "Error found in at least one task."; + } + } +} +/*-----------------------------------------------------------*/ + +static void prvPseudoRandomiser( void *pvParameters ) +{ +const uint32_t ulMultiplier = 0x015a4e35UL, ulIncrement = 1UL, ulMinDelay = ( 35 / portTICK_PERIOD_MS ); +volatile uint32_t ulNextRand = ( uint32_t ) &pvParameters, ulValue; + + /* This task does nothing other than ensure there is a little bit of + disruption in the scheduling pattern of the other tasks. Normally this is + done by generating interrupts at pseudo random times. */ + for( ;; ) + { + ulNextRand = ( ulMultiplier * ulNextRand ) + ulIncrement; + ulValue = ( ulNextRand >> 16UL ) & 0xffUL; + + if( ulValue < ulMinDelay ) + { + ulValue = ulMinDelay; + } + + vTaskDelay( ulValue ); + + while( ulValue > 0 ) + { + __asm volatile( "NOP" ); + __asm volatile( "NOP" ); + __asm volatile( "NOP" ); + __asm volatile( "NOP" ); + __asm volatile( "NOP" ); + __asm volatile( "NOP" ); + __asm volatile( "NOP" ); + + ulValue--; + } + } +} +/*-----------------------------------------------------------*/ + +void vFullDemoTickHook( void ) +{ + /* The full demo includes a software timer demo/test that requires + prodding periodically from the tick interrupt. */ + vTimerPeriodicISRTests(); + + /* Call the periodic queue overwrite from ISR demo. */ + vQueueOverwritePeriodicISRDemo(); + + /* Call the periodic event group from ISR demo. */ + vPeriodicEventGroupsProcessing(); + + /* Use task notifications from an interrupt. */ + xNotifyTaskFromISR(); + + /* Use mutexes from interrupts. */ + vInterruptSemaphorePeriodicTest(); +} +/*-----------------------------------------------------------*/ + +/* This function is explained in the comments at the top of this file. */ +static void prvRegTest1Task( void *pvParameters ) +{ + if( pvParameters != mainREG_TEST_1_PARAMETER ) + { + /* The parameter did not contain the expected value. */ + for( ;; ) + { + /* Stop the tick interrupt so its obvious something has gone wrong. */ + taskDISABLE_INTERRUPTS(); + } + } + + /* This is an inline asm function that never returns. */ + vRegTest1Implementation(); +} +/*-----------------------------------------------------------*/ + +/* This function is explained in the comments at the top of this file. */ +static void prvRegTest2Task( void *pvParameters ) +{ + if( pvParameters != mainREG_TEST_2_PARAMETER ) + { + /* The parameter did not contain the expected value. */ + for( ;; ) + { + /* Stop the tick interrupt so its obvious something has gone wrong. */ + taskDISABLE_INTERRUPTS(); + } + } + + /* This is an inline asm function that never returns. */ + vRegTest2Implementation(); +} +/*-----------------------------------------------------------*/ + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/PriorityDefinitions.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/PriorityDefinitions.h new file mode 100644 index 000000000..1516a0753 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/PriorityDefinitions.h @@ -0,0 +1,86 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +#ifndef PRIORITY_DEFINITIONS_H +#define PRIORITY_DEFINITIONS_H + +#ifndef __IASMRX__ + #error This file is only intended to be included from the FreeRTOS IAR port layer assembly file. +#endif + +/* The interrupt priority used by the kernel itself for the tick interrupt and +the pended interrupt. This would normally be the lowest priority. */ +#define configKERNEL_INTERRUPT_PRIORITY 1 + +/* The maximum interrupt priority from which FreeRTOS API calls can be made. +Interrupts that use a priority above this will not be effected by anything the +kernel is doing. */ +#define configMAX_SYSCALL_INTERRUPT_PRIORITY 4 + +#endif /* PRIORITY_DEFINITIONS_H */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.c new file mode 100644 index 000000000..68d4ab84f --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.c @@ -0,0 +1,418 @@ +/***************************************************************/ +/* */ +/* PROJECT NAME : RTOSDemo */ +/* FILE : interrupt_handlers.c */ +/* DESCRIPTION : Interrupt Handler */ +/* CPU SERIES : RX100 */ +/* CPU TYPE : RX113 */ +/* */ +/* This file is generated by e2 studio. */ +/* */ +/***************************************************************/ + + + + +/************************************************************************/ +/* File Version: V1.1A */ +/* History : 1.00 (2013-11-18) [Hardware Manual Revision : 0.40] */ +/* : 1.10 (2014-02-26) [Hardware Manual Revision : 0.50] */ +/* : 1.1A (2015-04-20) [Hardware Manual Revision : 1.02] */ +/* Date Generated: 25/05/2015 */ +/************************************************************************/ + +#include "interrupt_handlers.h" + +// INT_Exception(Supervisor Instruction) +void INT_Excep_SuperVisorInst(void){/* brk(){ } */} + +// INT_Exception(Undefined Instruction) +void INT_Excep_UndefinedInst(void){/* brk(){ } */} + +// NMI +void INT_NonMaskableInterrupt(void){/* brk(){ } */} + +// Dummy +void INT_Dummy(void){/* brk(){ } */} + +// BRK +void INT_Excep_BRK(void){/* wait();*/ } + +// BSC BUSERR +void INT_Excep_BSC_BUSERR(void){ } + +// FCU FRDYI +void INT_Excep_FCU_FRDYI(void){ } + +// ICU SWINT +void INT_Excep_ICU_SWINT(void){ } + +// CMT0 CMI0 +void INT_Excep_CMT0_CMI0(void){ } + +// CMT1 CMI1 +void INT_Excep_CMT1_CMI1(void){ } + +// CMT2 CMI2 +void INT_Excep_CMT2_CMI2(void){ } + +// CMT3 CMI3 +void INT_Excep_CMT3_CMI3(void){ } + +// CAC FERRF +void INT_Excep_CAC_FERRF(void){ } + +// CAC MENDF +void INT_Excep_CAC_MENDF(void){ } + +// CAC OVFF +void INT_Excep_CAC_OVFF(void){ } + +// USB0 D0FIFO0 +void INT_Excep_USB0_D0FIFO0(void){ } + +// USB0 D1FIFO0 +void INT_Excep_USB0_D1FIFO0(void){ } + +// USB0 USBI0 +void INT_Excep_USB0_USBI0(void){ } + +// RSPI0 SPEI0 +void INT_Excep_RSPI0_SPEI0(void){ } + +// RSPI0 SPRI0 +void INT_Excep_RSPI0_SPRI0(void){ } + +// RSPI0 SPTI0 +void INT_Excep_RSPI0_SPTI0(void){ } + +// RSPI0 SPII0 +void INT_Excep_RSPI0_SPII0(void){ } + +// DOC DOPCF +void INT_Excep_DOC_DOPCF(void){ } + +// CMPB CMPB0 +void INT_Excep_CMPB_CMPB0(void){ } + +// CMPB CMPB1 +void INT_Excep_CMPB_CMPB1(void){ } + +// CTSU CTSUWR +void INT_Excep_CTSU_CTSUWR(void){ } + +// CTSU CTSURD +void INT_Excep_CTSU_CTSURD(void){ } + +// CTSU CTSUFN +void INT_Excep_CTSU_CTSUFN(void){ } + +// RTC CUP +void INT_Excep_RTC_CUP(void){ } + +// ICU IRQ0 +void INT_Excep_ICU_IRQ0(void){ } + +// ICU IRQ1 +void INT_Excep_ICU_IRQ1(void){ } + +// ICU IRQ2 +void INT_Excep_ICU_IRQ2(void){ } + +// ICU IRQ3 +void INT_Excep_ICU_IRQ3(void){ } + +// ICU IRQ4 +void INT_Excep_ICU_IRQ4(void){ } + +// ICU IRQ5 +void INT_Excep_ICU_IRQ5(void){ } + +// ICU IRQ6 +void INT_Excep_ICU_IRQ6(void){ } + +// ICU IRQ7 +void INT_Excep_ICU_IRQ7(void){ } + +// ELC ELSR8I +void INT_Excep_ELC_ELSR8I(void){ } + +// LVD LVD1 +void INT_Excep_LVD_LVD1(void){ } + +// LVD LVD2 +void INT_Excep_LVD_LVD2(void){ } + +// USB0 USBR0 +void INT_Excep_USB0_USBR0(void){ } + +// RTC ALM +void INT_Excep_RTC_ALM(void){ } + +// RTC PRD +void INT_Excep_RTC_PRD(void){ } + +// S12AD S12ADI0 +void INT_Excep_S12AD_S12ADI0(void){ } + +// S12AD GBADI +void INT_Excep_S12AD_GBADI(void){ } + +// ELC ELSR18I +void INT_Excep_ELC_ELSR18I(void){ } + +// SSI0 SSIF0 +void INT_Excep_SSI0_SSIF0(void){ } + +// SSI0 SSIRXI0 +void INT_Excep_SSI0_SSIRXI0(void){ } + +// SSI0 SSITXI0 +void INT_Excep_SSI0_SSITXI0(void){ } + +// MTU0 TGIA0 +void INT_Excep_MTU0_TGIA0(void){ } + +// MTU0 TGIB0 +void INT_Excep_MTU0_TGIB0(void){ } + +// MTU0 TGIC0 +void INT_Excep_MTU0_TGIC0(void){ } + +// MTU0 TGID0 +void INT_Excep_MTU0_TGID0(void){ } + +// MTU0 TCIV0 +void INT_Excep_MTU0_TCIV0(void){ } + +// MTU0 TGIE0 +void INT_Excep_MTU0_TGIE0(void){ } + +// MTU0 TGIF0 +void INT_Excep_MTU0_TGIF0(void){ } + +// MTU1 TGIA1 +void INT_Excep_MTU1_TGIA1(void){ } + +// MTU1 TGIB1 +void INT_Excep_MTU1_TGIB1(void){ } + +// MTU1 TCIV1 +void INT_Excep_MTU1_TCIV1(void){ } + +// MTU1 TCIU1 +void INT_Excep_MTU1_TCIU1(void){ } + +// MTU2 TGIA2 +void INT_Excep_MTU2_TGIA2(void){ } + +// MTU2 TGIB2 +void INT_Excep_MTU2_TGIB2(void){ } + +// MTU2 TCIV2 +void INT_Excep_MTU2_TCIV2(void){ } + +// MTU2 TCIU2 +void INT_Excep_MTU2_TCIU2(void){ } + +// MTU3 TGIA3 +void INT_Excep_MTU3_TGIA3(void){ } + +// MTU3 TGIB3 +void INT_Excep_MTU3_TGIB3(void){ } + +// MTU3 TGIC3 +void INT_Excep_MTU3_TGIC3(void){ } + +// MTU3 TGID3 +void INT_Excep_MTU3_TGID3(void){ } + +// MTU3 TCIV3 +void INT_Excep_MTU3_TCIV3(void){ } + +// MTU4 TGIA4 +void INT_Excep_MTU4_TGIA4(void){ } + +// MTU4 TGIB4 +void INT_Excep_MTU4_TGIB4(void){ } + +// MTU4 TGIC4 +void INT_Excep_MTU4_TGIC4(void){ } + +// MTU4 TGID4 +void INT_Excep_MTU4_TGID4(void){ } + +// MTU4 TCIV4 +void INT_Excep_MTU4_TCIV4(void){ } + +// MTU5 TGIU5 +void INT_Excep_MTU5_TGIU5(void){ } + +// MTU5 TGIV5 +void INT_Excep_MTU5_TGIV5(void){ } + +// MTU5 TGIW5 +void INT_Excep_MTU5_TGIW5(void){ } + +// POE OEI1 +void INT_Excep_POE_OEI1(void){ } + +// POE OEI2 +void INT_Excep_POE_OEI2(void){ } + +// TMR0 CMIA0 +void INT_Excep_TMR0_CMIA0(void){ } + +// TMR0 CMIB0 +void INT_Excep_TMR0_CMIB0(void){ } + +// TMR0 OVI0 +void INT_Excep_TMR0_OVI0(void){ } + +// TMR1 CMIA1 +void INT_Excep_TMR1_CMIA1(void){ } + +// TMR1 CMIB1 +void INT_Excep_TMR1_CMIB1(void){ } + +// TMR1 OVI1 +void INT_Excep_TMR1_OVI1(void){ } + +// TMR2 CMIA2 +void INT_Excep_TMR2_CMIA2(void){ } + +// TMR2 CMIB2 +void INT_Excep_TMR2_CMIB2(void){ } + +// TMR2 OVI2 +void INT_Excep_TMR2_OVI2(void){ } + +// TMR3 CMIA3 +void INT_Excep_TMR3_CMIA3(void){ } + +// TMR3 CMIB3 +void INT_Excep_TMR3_CMIB3(void){ } + +// TMR3 OVI3 +void INT_Excep_TMR3_OVI3(void){ } + +// SCI2 ERI2 +void INT_Excep_SCI2_ERI2(void){ } + +// SCI2 RXI2 +void INT_Excep_SCI2_RXI2(void){ } + +// SCI2 TXI2 +void INT_Excep_SCI2_TXI2(void){ } + +// SCI2 TEI2 +void INT_Excep_SCI2_TEI2(void){ } + +// SCI0 ERI0 +void INT_Excep_SCI0_ERI0(void){ } + +// SCI0 RXI0 +void INT_Excep_SCI0_RXI0(void){ } + +// SCI0 TXI0 +void INT_Excep_SCI0_TXI0(void){ } + +// SCI0 TEI0 +void INT_Excep_SCI0_TEI0(void){ } + +// SCI1 ERI1 +void INT_Excep_SCI1_ERI1(void){ } + +// SCI1 RXI1 +void INT_Excep_SCI1_RXI1(void){ } + +// SCI1 TXI1 +void INT_Excep_SCI1_TXI1(void){ } + +// SCI1 TEI1 +void INT_Excep_SCI1_TEI1(void){ } + +// SCI5 ERI5 +void INT_Excep_SCI5_ERI5(void){ } + +// SCI5 RXI5 +void INT_Excep_SCI5_RXI5(void){ } + +// SCI5 TXI5 +void INT_Excep_SCI5_TXI5(void){ } + +// SCI5 TEI5 +void INT_Excep_SCI5_TEI5(void){ } + +// SCI6 ERI6 +void INT_Excep_SCI6_ERI6(void){ } + +// SCI6 RXI6 +void INT_Excep_SCI6_RXI6(void){ } + +// SCI6 TXI6 +void INT_Excep_SCI6_TXI6(void){ } + +// SCI6 TEI6 +void INT_Excep_SCI6_TEI6(void){ } + +// SCI8 ERI8 +void INT_Excep_SCI8_ERI8(void){ } + +// SCI8 RXI8 +void INT_Excep_SCI8_RXI8(void){ } + +// SCI8 TXI8 +void INT_Excep_SCI8_TXI8(void){ } + +// SCI8 TEI8 +void INT_Excep_SCI8_TEI8(void){ } + +// SCI9 ERI9 +void INT_Excep_SCI9_ERI9(void){ } + +// SCI9 RXI9 +void INT_Excep_SCI9_RXI9(void){ } + +// SCI9 TXI9 +void INT_Excep_SCI9_TXI9(void){ } + +// SCI9 TEI9 +void INT_Excep_SCI9_TEI9(void){ } + +// SCI12 ERI12 +void INT_Excep_SCI12_ERI12(void){ } + +// SCI12 RXI12 +void INT_Excep_SCI12_RXI12(void){ } + +// SCI12 TXI12 +void INT_Excep_SCI12_TXI12(void){ } + +// SCI12 TEI12 +void INT_Excep_SCI12_TEI12(void){ } + +// SCI12 SCIX0 +void INT_Excep_SCI12_SCIX0(void){ } + +// SCI12 SCIX1 +void INT_Excep_SCI12_SCIX1(void){ } + +// SCI12 SCIX2 +void INT_Excep_SCI12_SCIX2(void){ } + +// SCI12 SCIX3 +void INT_Excep_SCI12_SCIX3(void){ } + +// RIIC0 EEI0 +void INT_Excep_RIIC0_EEI0(void){ } + +// RIIC0 RXI0 +void INT_Excep_RIIC0_RXI0(void){ } + +// RIIC0 TXI0 +void INT_Excep_RIIC0_TXI0(void){ } + +// RIIC0 TEI0 +void INT_Excep_RIIC0_TEI0(void){ } + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.h new file mode 100644 index 000000000..92cbbbc4a --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.h @@ -0,0 +1,442 @@ +/***************************************************************/ +/* */ +/* PROJECT NAME : RTOSDemo */ +/* FILE : interrupt_handlers.h */ +/* DESCRIPTION : Interrupt Handler Declarations */ +/* CPU SERIES : RX100 */ +/* CPU TYPE : RX113 */ +/* */ +/* This file is generated by e2 studio. */ +/* */ +/***************************************************************/ + + + + +/************************************************************************ +* +* Device : RX/RX100/RX113 +* +* File Name : vect.h +* +* Abstract : Definition of Vector. +* +* History : 1.00 (2013-11-18) [Hardware Manual Revision : 0.40] +* : 1.10 (2014-02-26) [Hardware Manual Revision : 0.50] +* : 1.1A (2015-04-20) [Hardware Manual Revision : 1.02] +* +* NOTE : THIS IS A TYPICAL EXAMPLE. +* +* Copyright (C) 2015 (2013 - 2014) Renesas Electronics Corporation. +* +********************************************************************+++*/ +/************************************************************************/ +/* File Version: V1.1A */ +/* History : 1.00 (2013-11-18) [Hardware Manual Revision : 0.40] */ +/* : 1.10 (2014-02-26) [Hardware Manual Revision : 0.50] */ +/* : 1.1A (2015-04-20) [Hardware Manual Revision : 1.02] */ +/* Date Generated: 25/05/2015 */ +/************************************************************************/ + +#ifndef INTERRUPT_HANDLERS_H +#define INTERRUPT_HANDLERS_H + +// INT_Exception(Supervisor Instruction) +void INT_Excep_SuperVisorInst(void) __attribute__ ((interrupt)); + +// INT_Exception(Undefined Instruction) +void INT_Excep_UndefinedInst(void) __attribute__ ((interrupt)); + +// NMI +void INT_NonMaskableInterrupt(void) __attribute__ ((interrupt)); + +// Dummy +void INT_Dummy(void) __attribute__ ((interrupt)); + +// BRK +void INT_Excep_BRK(void) __attribute__ ((interrupt)); + +// BSC BUSERR +void INT_Excep_BSC_BUSERR(void) __attribute__ ((interrupt)); + +// FCU FRDYI +void INT_Excep_FCU_FRDYI(void) __attribute__ ((interrupt)); + +// ICU SWINT +void INT_Excep_ICU_SWINT(void) __attribute__ ((interrupt)); + +// CMT0 CMI0 +void INT_Excep_CMT0_CMI0(void) __attribute__ ((interrupt)); + +// CMT1 CMI1 +void INT_Excep_CMT1_CMI1(void) __attribute__ ((interrupt)); + +// CMT2 CMI2 +void INT_Excep_CMT2_CMI2(void) __attribute__ ((interrupt)); + +// CMT3 CMI3 +void INT_Excep_CMT3_CMI3(void) __attribute__ ((interrupt)); + +// CAC FERRF +void INT_Excep_CAC_FERRF(void) __attribute__ ((interrupt)); + +// CAC MENDF +void INT_Excep_CAC_MENDF(void) __attribute__ ((interrupt)); + +// CAC OVFF +void INT_Excep_CAC_OVFF(void) __attribute__ ((interrupt)); + +// USB0 D0FIFO0 +void INT_Excep_USB0_D0FIFO0(void) __attribute__ ((interrupt)); + +// USB0 D1FIFO0 +void INT_Excep_USB0_D1FIFO0(void) __attribute__ ((interrupt)); + +// USB0 USBI0 +void INT_Excep_USB0_USBI0(void) __attribute__ ((interrupt)); + +// RSPI0 SPEI0 +void INT_Excep_RSPI0_SPEI0(void) __attribute__ ((interrupt)); + +// RSPI0 SPRI0 +void INT_Excep_RSPI0_SPRI0(void) __attribute__ ((interrupt)); + +// RSPI0 SPTI0 +void INT_Excep_RSPI0_SPTI0(void) __attribute__ ((interrupt)); + +// RSPI0 SPII0 +void INT_Excep_RSPI0_SPII0(void) __attribute__ ((interrupt)); + +// DOC DOPCF +void INT_Excep_DOC_DOPCF(void) __attribute__ ((interrupt)); + +// CMPB CMPB0 +void INT_Excep_CMPB_CMPB0(void) __attribute__ ((interrupt)); + +// CMPB CMPB1 +void INT_Excep_CMPB_CMPB1(void) __attribute__ ((interrupt)); + +// CTSU CTSUWR +void INT_Excep_CTSU_CTSUWR(void) __attribute__ ((interrupt)); + +// CTSU CTSURD +void INT_Excep_CTSU_CTSURD(void) __attribute__ ((interrupt)); + +// CTSU CTSUFN +void INT_Excep_CTSU_CTSUFN(void) __attribute__ ((interrupt)); + +// RTC CUP +void INT_Excep_RTC_CUP(void) __attribute__ ((interrupt)); + +// ICU IRQ0 +void INT_Excep_ICU_IRQ0(void) __attribute__ ((interrupt)); + +// ICU IRQ1 +void INT_Excep_ICU_IRQ1(void) __attribute__ ((interrupt)); + +// ICU IRQ2 +void INT_Excep_ICU_IRQ2(void) __attribute__ ((interrupt)); + +// ICU IRQ3 +void INT_Excep_ICU_IRQ3(void) __attribute__ ((interrupt)); + +// ICU IRQ4 +void INT_Excep_ICU_IRQ4(void) __attribute__ ((interrupt)); + +// ICU IRQ5 +void INT_Excep_ICU_IRQ5(void) __attribute__ ((interrupt)); + +// ICU IRQ6 +void INT_Excep_ICU_IRQ6(void) __attribute__ ((interrupt)); + +// ICU IRQ7 +void INT_Excep_ICU_IRQ7(void) __attribute__ ((interrupt)); + +// ELC ELSR8I +void INT_Excep_ELC_ELSR8I(void) __attribute__ ((interrupt)); + +// LVD LVD1 +void INT_Excep_LVD_LVD1(void) __attribute__ ((interrupt)); + +// LVD LVD2 +void INT_Excep_LVD_LVD2(void) __attribute__ ((interrupt)); + +// USB0 USBR0 +void INT_Excep_USB0_USBR0(void) __attribute__ ((interrupt)); + +// RTC ALM +void INT_Excep_RTC_ALM(void) __attribute__ ((interrupt)); + +// RTC PRD +void INT_Excep_RTC_PRD(void) __attribute__ ((interrupt)); + +// S12AD S12ADI0 +void INT_Excep_S12AD_S12ADI0(void) __attribute__ ((interrupt)); + +// S12AD GBADI +void INT_Excep_S12AD_GBADI(void) __attribute__ ((interrupt)); + +// ELC ELSR18I +void INT_Excep_ELC_ELSR18I(void) __attribute__ ((interrupt)); + +// SSI0 SSIF0 +void INT_Excep_SSI0_SSIF0(void) __attribute__ ((interrupt)); + +// SSI0 SSIRXI0 +void INT_Excep_SSI0_SSIRXI0(void) __attribute__ ((interrupt)); + +// SSI0 SSITXI0 +void INT_Excep_SSI0_SSITXI0(void) __attribute__ ((interrupt)); + +// MTU0 TGIA0 +void INT_Excep_MTU0_TGIA0(void) __attribute__ ((interrupt)); + +// MTU0 TGIB0 +void INT_Excep_MTU0_TGIB0(void) __attribute__ ((interrupt)); + +// MTU0 TGIC0 +void INT_Excep_MTU0_TGIC0(void) __attribute__ ((interrupt)); + +// MTU0 TGID0 +void INT_Excep_MTU0_TGID0(void) __attribute__ ((interrupt)); + +// MTU0 TCIV0 +void INT_Excep_MTU0_TCIV0(void) __attribute__ ((interrupt)); + +// MTU0 TGIE0 +void INT_Excep_MTU0_TGIE0(void) __attribute__ ((interrupt)); + +// MTU0 TGIF0 +void INT_Excep_MTU0_TGIF0(void) __attribute__ ((interrupt)); + +// MTU1 TGIA1 +void INT_Excep_MTU1_TGIA1(void) __attribute__ ((interrupt)); + +// MTU1 TGIB1 +void INT_Excep_MTU1_TGIB1(void) __attribute__ ((interrupt)); + +// MTU1 TCIV1 +void INT_Excep_MTU1_TCIV1(void) __attribute__ ((interrupt)); + +// MTU1 TCIU1 +void INT_Excep_MTU1_TCIU1(void) __attribute__ ((interrupt)); + +// MTU2 TGIA2 +void INT_Excep_MTU2_TGIA2(void) __attribute__ ((interrupt)); + +// MTU2 TGIB2 +void INT_Excep_MTU2_TGIB2(void) __attribute__ ((interrupt)); + +// MTU2 TCIV2 +void INT_Excep_MTU2_TCIV2(void) __attribute__ ((interrupt)); + +// MTU2 TCIU2 +void INT_Excep_MTU2_TCIU2(void) __attribute__ ((interrupt)); + +// MTU3 TGIA3 +void INT_Excep_MTU3_TGIA3(void) __attribute__ ((interrupt)); + +// MTU3 TGIB3 +void INT_Excep_MTU3_TGIB3(void) __attribute__ ((interrupt)); + +// MTU3 TGIC3 +void INT_Excep_MTU3_TGIC3(void) __attribute__ ((interrupt)); + +// MTU3 TGID3 +void INT_Excep_MTU3_TGID3(void) __attribute__ ((interrupt)); + +// MTU3 TCIV3 +void INT_Excep_MTU3_TCIV3(void) __attribute__ ((interrupt)); + +// MTU4 TGIA4 +void INT_Excep_MTU4_TGIA4(void) __attribute__ ((interrupt)); + +// MTU4 TGIB4 +void INT_Excep_MTU4_TGIB4(void) __attribute__ ((interrupt)); + +// MTU4 TGIC4 +void INT_Excep_MTU4_TGIC4(void) __attribute__ ((interrupt)); + +// MTU4 TGID4 +void INT_Excep_MTU4_TGID4(void) __attribute__ ((interrupt)); + +// MTU4 TCIV4 +void INT_Excep_MTU4_TCIV4(void) __attribute__ ((interrupt)); + +// MTU5 TGIU5 +void INT_Excep_MTU5_TGIU5(void) __attribute__ ((interrupt)); + +// MTU5 TGIV5 +void INT_Excep_MTU5_TGIV5(void) __attribute__ ((interrupt)); + +// MTU5 TGIW5 +void INT_Excep_MTU5_TGIW5(void) __attribute__ ((interrupt)); + +// POE OEI1 +void INT_Excep_POE_OEI1(void) __attribute__ ((interrupt)); + +// POE OEI2 +void INT_Excep_POE_OEI2(void) __attribute__ ((interrupt)); + +// TMR0 CMIA0 +void INT_Excep_TMR0_CMIA0(void) __attribute__ ((interrupt)); + +// TMR0 CMIB0 +void INT_Excep_TMR0_CMIB0(void) __attribute__ ((interrupt)); + +// TMR0 OVI0 +void INT_Excep_TMR0_OVI0(void) __attribute__ ((interrupt)); + +// TMR1 CMIA1 +void INT_Excep_TMR1_CMIA1(void) __attribute__ ((interrupt)); + +// TMR1 CMIB1 +void INT_Excep_TMR1_CMIB1(void) __attribute__ ((interrupt)); + +// TMR1 OVI1 +void INT_Excep_TMR1_OVI1(void) __attribute__ ((interrupt)); + +// TMR2 CMIA2 +void INT_Excep_TMR2_CMIA2(void) __attribute__ ((interrupt)); + +// TMR2 CMIB2 +void INT_Excep_TMR2_CMIB2(void) __attribute__ ((interrupt)); + +// TMR2 OVI2 +void INT_Excep_TMR2_OVI2(void) __attribute__ ((interrupt)); + +// TMR3 CMIA3 +void INT_Excep_TMR3_CMIA3(void) __attribute__ ((interrupt)); + +// TMR3 CMIB3 +void INT_Excep_TMR3_CMIB3(void) __attribute__ ((interrupt)); + +// TMR3 OVI3 +void INT_Excep_TMR3_OVI3(void) __attribute__ ((interrupt)); + +// SCI2 ERI2 +void INT_Excep_SCI2_ERI2(void) __attribute__ ((interrupt)); + +// SCI2 RXI2 +void INT_Excep_SCI2_RXI2(void) __attribute__ ((interrupt)); + +// SCI2 TXI2 +void INT_Excep_SCI2_TXI2(void) __attribute__ ((interrupt)); + +// SCI2 TEI2 +void INT_Excep_SCI2_TEI2(void) __attribute__ ((interrupt)); + +// SCI0 ERI0 +void INT_Excep_SCI0_ERI0(void) __attribute__ ((interrupt)); + +// SCI0 RXI0 +void INT_Excep_SCI0_RXI0(void) __attribute__ ((interrupt)); + +// SCI0 TXI0 +void INT_Excep_SCI0_TXI0(void) __attribute__ ((interrupt)); + +// SCI0 TEI0 +void INT_Excep_SCI0_TEI0(void) __attribute__ ((interrupt)); + +// SCI1 ERI1 +void INT_Excep_SCI1_ERI1(void) __attribute__ ((interrupt)); + +// SCI1 RXI1 +void INT_Excep_SCI1_RXI1(void) __attribute__ ((interrupt)); + +// SCI1 TXI1 +void INT_Excep_SCI1_TXI1(void) __attribute__ ((interrupt)); + +// SCI1 TEI1 +void INT_Excep_SCI1_TEI1(void) __attribute__ ((interrupt)); + +// SCI5 ERI5 +void INT_Excep_SCI5_ERI5(void) __attribute__ ((interrupt)); + +// SCI5 RXI5 +void INT_Excep_SCI5_RXI5(void) __attribute__ ((interrupt)); + +// SCI5 TXI5 +void INT_Excep_SCI5_TXI5(void) __attribute__ ((interrupt)); + +// SCI5 TEI5 +void INT_Excep_SCI5_TEI5(void) __attribute__ ((interrupt)); + +// SCI6 ERI6 +void INT_Excep_SCI6_ERI6(void) __attribute__ ((interrupt)); + +// SCI6 RXI6 +void INT_Excep_SCI6_RXI6(void) __attribute__ ((interrupt)); + +// SCI6 TXI6 +void INT_Excep_SCI6_TXI6(void) __attribute__ ((interrupt)); + +// SCI6 TEI6 +void INT_Excep_SCI6_TEI6(void) __attribute__ ((interrupt)); + +// SCI8 ERI8 +void INT_Excep_SCI8_ERI8(void) __attribute__ ((interrupt)); + +// SCI8 RXI8 +void INT_Excep_SCI8_RXI8(void) __attribute__ ((interrupt)); + +// SCI8 TXI8 +void INT_Excep_SCI8_TXI8(void) __attribute__ ((interrupt)); + +// SCI8 TEI8 +void INT_Excep_SCI8_TEI8(void) __attribute__ ((interrupt)); + +// SCI9 ERI9 +void INT_Excep_SCI9_ERI9(void) __attribute__ ((interrupt)); + +// SCI9 RXI9 +void INT_Excep_SCI9_RXI9(void) __attribute__ ((interrupt)); + +// SCI9 TXI9 +void INT_Excep_SCI9_TXI9(void) __attribute__ ((interrupt)); + +// SCI9 TEI9 +void INT_Excep_SCI9_TEI9(void) __attribute__ ((interrupt)); + +// SCI12 ERI12 +void INT_Excep_SCI12_ERI12(void) __attribute__ ((interrupt)); + +// SCI12 RXI12 +void INT_Excep_SCI12_RXI12(void) __attribute__ ((interrupt)); + +// SCI12 TXI12 +void INT_Excep_SCI12_TXI12(void) __attribute__ ((interrupt)); + +// SCI12 TEI12 +void INT_Excep_SCI12_TEI12(void) __attribute__ ((interrupt)); + +// SCI12 SCIX0 +void INT_Excep_SCI12_SCIX0(void) __attribute__ ((interrupt)); + +// SCI12 SCIX1 +void INT_Excep_SCI12_SCIX1(void) __attribute__ ((interrupt)); + +// SCI12 SCIX2 +void INT_Excep_SCI12_SCIX2(void) __attribute__ ((interrupt)); + +// SCI12 SCIX3 +void INT_Excep_SCI12_SCIX3(void) __attribute__ ((interrupt)); + +// RIIC0 EEI0 +void INT_Excep_RIIC0_EEI0(void) __attribute__ ((interrupt)); + +// RIIC0 RXI0 +void INT_Excep_RIIC0_RXI0(void) __attribute__ ((interrupt)); + +// RIIC0 TXI0 +void INT_Excep_RIIC0_TXI0(void) __attribute__ ((interrupt)); + +// RIIC0 TEI0 +void INT_Excep_RIIC0_TEI0(void) __attribute__ ((interrupt)); + +// ;<> +// ;Power On Reset PC +extern void PowerON_Reset_PC(void) __attribute__ ((interrupt)); +// ;<> + +#endif diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.c new file mode 100644 index 000000000..f553edea2 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.c @@ -0,0 +1,112 @@ +/******************************************************************************* + * DISCLAIMER + * This software is supplied by Renesas Electronics Corporation and is only + * intended for use with Renesas products. No other uses are authorized. This + * software is owned by Renesas Electronics Corporation and is protected under + * all applicable laws, including copyright laws. + * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING + * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT + * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE + * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. + * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS + * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE + * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR + * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE + * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. + * Renesas reserves the right, without notice, to make changes to this software + * and to discontinue the availability of this software. By using this software, + * you agree to the additional terms and conditions found by accessing the + * following link: + * http://www.renesas.com/disclaimer + *******************************************************************************/ +/* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. */ +/******************************************************************************* + * File Name : r_rsk_async.c + * Version : 1.00 + * Device(s) : R5F51138AxFP + * Tool-Chain : CCRX + * H/W Platform : RSKRX113 + * Description : Functions used to send data via the SCI in asynchronous mode + *******************************************************************************/ +/******************************************************************************* + * History : 26.08.2014 Ver. 1.00 First Release + *******************************************************************************/ + +/******************************************************************************* + System Includes + *******************************************************************************/ +/* Following header file provides string type definitions. */ +#include + +/******************************************************************************* + User Includes (Project Level Includes) + *******************************************************************************/ +/* Defines port registers */ +#include "r_cg_macrodriver.h" +#include "r_cg_sci.h" +#include "r_rsk_async.h" + +/******************************************************************************* + User Defines + *******************************************************************************/ + +/******************************************************************************* + * Global Variables + *******************************************************************************/ + +/* Declaration of the command string to clear the terminal screen */ +static const char cmd_clr_scr[] = +{ 27, 91, 50, 74, 0, 27, 91, 72, 0 }; + +/******************************************************************************* + * Function Prototypes + *******************************************************************************/ + +/* text_write function prototype */ +static void text_write (const char * const msg_string); + +/******************************************************************************* + * Function Name: R_ASYNC_Init + * Description : This function initialises the SCI channel connected to the + * RS232 connector on the RSK. The channel is configured for + * transmission and reception, and instructions are sent to the + * terminal. + * Argument : none + * Return value : none + *******************************************************************************/ +void R_ASYNC_Init (void) +{ + + /* Set up SCI1 receive buffer */ + R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); + + /* Enable SCI1 operations */ + R_SCI1_Start(); + + /* Clear the text on terminal window */ + text_write(cmd_clr_scr); + + /* Display splash screen on terminal window */ + text_write("Renesas RSKRX113 Async Serial \r\n"); + + /* Inform user on how to stop transmission */ + text_write("Press 'z' to stop and any key to resume\r\n\n"); +} +/******************************************************************************* + * End of function R_ASYNC_Init + *******************************************************************************/ + +/******************************************************************************* + * Function Name : text_write + * Description : Transmits null-terminated string. + * Argument : (char*) msg_string - null terminated string + * Return value : None + *******************************************************************************/ +static void text_write (const char * const msg_string) +{ + R_SCI1_AsyncTransmit((uint8_t *) msg_string, (uint16_t) strlen(msg_string)); +} +/******************************************************************************* + * End of function text_write + *******************************************************************************/ + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.h new file mode 100644 index 000000000..ffcadfe36 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.h @@ -0,0 +1,50 @@ +/******************************************************************************* + * DISCLAIMER + * This software is supplied by Renesas Electronics Corporation and is only + * intended for use with Renesas products. No other uses are authorized. This + * software is owned by Renesas Electronics Corporation and is protected under + * all applicable laws, including copyright laws. + * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING + * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT + * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE + * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. + * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS + * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE + * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR + * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE + * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. + * Renesas reserves the right, without notice, to make changes to this software + * and to discontinue the availability of this software. By using this software, + * you agree to the additional terms and conditions found by accessing the + * following link: + * http://www.renesas.com/disclaimer + *******************************************************************************/ +/* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. */ +/******************************************************************************* + * File Name : r_rsk_async.h + * Version : 1.00 + * Device(s) : R5F51138AxFP + * Tool-Chain : CCRX + * H/W Platform : RSKRX113 + * Description : Functions used to send data via the SCI in asynchronous mode + ******************************************************************************/ +/******************************************************************************* + * History : 26.08.2014 Ver. 1.00 First Release + *******************************************************************************/ + +/******************************************************************************* + * Macro Definitions + *******************************************************************************/ +/* Multiple inclusion prevention macro */ +#ifndef R_RSK_ASYNC_H +#define R_RSK_ASYNC_H + +/******************************************************************************* + * Global Function Prototypes + *******************************************************************************/ +/* initialise asynchronous transmission*/ +void R_ASYNC_Init (void); + +/* End of multiple inclusion prevention macro */ +#endif + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/reset_program.asm b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/reset_program.asm new file mode 100644 index 000000000..0dabe6f85 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/reset_program.asm @@ -0,0 +1,206 @@ +/***************************************************************/ +/* */ +/* PROJECT NAME : RTOSDemo */ +/* FILE : reset_program.asm */ +/* DESCRIPTION : Reset Program */ +/* CPU SERIES : RX100 */ +/* CPU TYPE : RX113 */ +/* */ +/* This file is generated by e2 studio. */ +/* */ +/***************************************************************/ + + +/************************************************************************/ +/* File Version: V1.01 */ +/* Date Generated: 04/03/2015 */ +/************************************************************************/ + + /*reset_program.asm*/ + + .list + .section .text + .global _PowerON_Reset /*global Start routine */ + + .extern _HardwareSetup /*external Sub-routine to initialise Hardware*/ + .extern _data + .extern _mdata + .extern _ebss + .extern _bss + .extern _edata + .extern _main + .extern _ustack + .extern _istack + .extern _rvectors + .extern _exit + +_PowerON_Reset : +/* initialise user stack pointer */ + mvtc #_ustack,USP + +/* initialise interrupt stack pointer */ + mvtc #_istack,ISP + +#ifdef __RXv2__ +/* setup exception vector */ + mvtc #_ExceptVectors, extb /* EXCEPTION VECTOR ADDRESS */ +#endif + +/* setup intb */ + mvtc #_rvectors_start, intb /* INTERRUPT VECTOR ADDRESS definition */ + +/* setup FPSW */ + mvtc #100h, fpsw + +/* load data section from ROM to RAM */ + + mov #_mdata,r2 /* src ROM address of data section in R2 */ + mov #_data,r1 /* dest start RAM address of data section in R1 */ + mov #_edata,r3 /* end RAM address of data section in R3 */ + sub r1,r3 /* size of data section in R3 (R3=R3-R1) */ +#ifdef __RX_ALLOW_STRING_INSNS__ + smovf /* block copy R3 bytes from R2 to R1 */ +#else + cmp #0, r3 + beq 2f + +1: mov.b [r2+], r5 + mov.b r5, [r1+] + sub #1, r3 + bne 1b +2: +#endif + + +/* bss initialisation : zero out bss */ + + mov #00h,r2 /* load R2 reg with zero */ + mov #_ebss, r3 /* store the end address of bss in R3 */ + mov #_bss, r1 /* store the start address of bss in R1 */ + sub r1,r3 /* size of bss section in R3 (R3=R3-R1) */ + sstr.b +/* call the hardware initialiser */ + mov #_HardwareSetup,r7 + jsr r7 + nop + +/* setup PSW */ + mvtc #10000h, psw /* Set Ubit & Ibit for PSW */ + +/* change PSW PM to user-mode */ + MVFC PSW,R1 +//DO NOT SWITCH TO USER MODE OR #00100000h,R1 + PUSH.L R1 + MVFC PC,R1 + ADD #10,R1 + PUSH.L R1 + RTE + NOP + NOP +#ifdef CPPAPP + mov #__rx_init,r7 + jsr r7 +#endif +/* start user program */ + mov #_main,r7 + jsr r7 + mov #_exit,r7 + jsr r7 + +#ifdef CPPAPP + .global _rx_run_preinit_array + .type _rx_run_preinit_array,@function +_rx_run_preinit_array: + mov #__preinit_array_start,r1 + mov #__preinit_array_end,r2 + mov #_rx_run_inilist,r7 + jsr r7 + + .global _rx_run_init_array + .type _rx_run_init_array,@function +_rx_run_init_array: + mov #__init_array_start,r1 + mov #__init_array_end,r2 + mov #4, r3 + mov #_rx_run_inilist,r7 + jsr r7 + + .global _rx_run_fini_array + .type _rx_run_fini_array,@function +_rx_run_fini_array: + mov #__fini_array_start,r2 + mov #__fini_array_end,r1 + mov #-4, r3 + /* fall through */ + +_rx_run_inilist: +next_inilist: + cmp r1,r2 + beq.b done_inilist + mov.l [r1],r4 + cmp #-1, r4 + beq.b skip_inilist + cmp #0, r4 + beq.b skip_inilist + pushm r1-r3 + jsr r4 + popm r1-r3 +skip_inilist: + add r3,r1 + mov #next_inilist,r7 + jsr r7 +done_inilist: + rts + + .section .init,"ax" + .balign 4 + + .global __rx_init +__rx_init: + + .section .fini,"ax" + .balign 4 + + .global __rx_fini +__rx_fini: + mov #_rx_run_fini_array,r7 + jsr r7 + + .section .sdata + .balign 4 + .global __gp + .weak __gp +__gp: + + .section .data + .global ___dso_handle + .weak ___dso_handle +___dso_handle: + .long 0 + + .section .init,"ax" + mov #_rx_run_preinit_array,r7 + jsr r7 + mov #_rx_run_init_array,r7 + jsr r7 + rts + + .global __rx_init_end +__rx_init_end: + + .section .fini,"ax" + + rts + .global __rx_fini_end +__rx_fini_end: + +#endif + +/* call to exit*/ +_exit: + bra _loop_here +_loop_here: + bra _loop_here + + .text + .end diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/typedefine.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/typedefine.h new file mode 100644 index 000000000..a86382ea4 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/typedefine.h @@ -0,0 +1,28 @@ +/***************************************************************/ +/* */ +/* PROJECT NAME : RTOSDemo */ +/* FILE : typedefine.h */ +/* DESCRIPTION : Aliases of Integer Type */ +/* CPU SERIES : RX100 */ +/* CPU TYPE : RX113 */ +/* */ +/* This file is generated by e2 studio. */ +/* */ +/***************************************************************/ + + +/************************************************************************/ +/* File Version: V1.00 */ +/* Date Generated: 08/07/2013 */ +/************************************************************************/ + +typedef signed char _SBYTE; +typedef unsigned char _UBYTE; +typedef signed short _SWORD; +typedef unsigned short _UWORD; +typedef signed int _SINT; +typedef unsigned int _UINT; +typedef signed long _SDWORD; +typedef unsigned long _UDWORD; +typedef signed long long _SQWORD; +typedef unsigned long long _UQWORD; diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/vector_table.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/vector_table.c new file mode 100644 index 000000000..937a79efd --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/vector_table.c @@ -0,0 +1,620 @@ +/***************************************************************/ +/* */ +/* PROJECT NAME : RTOSDemo */ +/* FILE : vector_table.c */ +/* DESCRIPTION : Vector Table */ +/* CPU SERIES : RX100 */ +/* CPU TYPE : RX113 */ +/* */ +/* This file is generated by e2 studio. */ +/* */ +/***************************************************************/ + + +/************************************************************************/ +/* File Version: V1.00 */ +/* Date Generated: 20/08/2014 */ +/************************************************************************/ + +#include "interrupt_handlers.h" + +typedef void (*fp) (void); +extern void PowerON_Reset (void); +extern void stack (void); +extern void vPortSoftwareInterruptISR( void ); +extern void vPortTickISR( void ); +extern void vIntQTimerISR0( void ); +extern void vIntQTimerISR1( void ); + +#define FVECT_SECT __attribute__ ((section (".fvectors"))) + +const void *HardwareVectors[] FVECT_SECT = { +//;0xffffff80 MDES Endian Select Register +#ifdef __RX_LITTLE_ENDIAN__ +(fp)0xffffffff, +#endif +#ifdef __RX_BIG_ENDIAN__ +(fp)0xfffffff8, +#endif +//;0xffffff84 Reserved + (fp)0, +//;0xffffff88 OFS1 + (fp)0xFFFFFFFF, +//;0xffffff8C OFS0 + (fp)0xFFFFFFFF, +//;0xffffff90 Reserved + (fp)0, +//;0xffffff94 Reserved + (fp)0, +//;0xffffff98 Reserved + (fp)0, +//;0xffffff9C Reserved + (fp)0, +//;0xffffffA0 Reserved + (fp)0, + //;0xffffffA4 Reserved + (fp)0, +//;0xffffffA8 Reserved + (fp)0, +//;0xffffffAC Reserved + (fp)0, +//;0xffffffB0 Reserved + (fp)0, +//;0xffffffB4 Reserved + (fp)0, +//;0xffffffB8 Reserved + (fp)0, +//;0xffffffBC Reserved + (fp)0, +//;0xffffffC0 Reserved + (fp)0, +//;0xffffffC4 Reserved + (fp)0, +//;0xffffffC8 Reserved + (fp)0, +//;0xffffffCC Reserved + (fp)0, +//;0xffffffd0 Exception(Supervisor Instruction) + INT_Excep_SuperVisorInst, +//;0xffffffd4 Reserved + (fp)0, +//;0xffffffd8 Reserved + (fp)0, +//;0xffffffdc Exception(Undefined Instruction) + INT_Excep_UndefinedInst, +//;0xffffffe0 Reserved + (fp)0, +//;0xffffffe4 Reserved + (fp)0, +//;0xffffffe8 Reserved + (fp)0, +//;0xffffffec Reserved + (fp)0, +//;0xfffffff0 Reserved + (fp)0, +//;0xfffffff4 Reserved + (fp)0, +//;0xfffffff8 NMI + INT_NonMaskableInterrupt, +//;0xfffffffc RESET +//;<> +//;Power On Reset PC + PowerON_Reset +//;<> +}; +#define RVECT_SECT __attribute__ ((section (".rvectors"))) + +const fp RelocatableVectors[] RVECT_SECT = { +//;0x0000 BRK + (fp)INT_Excep_BRK, +//;0x0004 Reserved + (fp)0, +//;0x0008 Reserved + (fp)0, +//;0x000C Reserved + (fp)0, +//;0x0010 Reserved + (fp)0, +//;0x0014 Reserved + (fp)0, +//;0x0018 Reserved + (fp)0, +//;0x001C Reserved + (fp)0, +//;0x0020 Reserved + (fp)0, +//;0x0024 Reserved + (fp)0, +//;0x0028 Reserved + (fp)0, +//;0x002C Reserved + (fp)0, +//;0x0030 Reserved + (fp)0, +//;0x0034 Reserved + (fp)0, +//;0x0038 Reserved + (fp)0, +//;0x003C Reserved + (fp)0, +//;0x0040 BSC_BUSERR + (fp)INT_Excep_BSC_BUSERR, +//;0x0044 Reserved + (fp)0, +//;0x0048 Reserved + (fp)0, +//;0x004C Reserved + (fp)0, +//;0x0050 Reserved + (fp)0, +//;0x0054 FCUERR + (fp)0, +//;0x0058 Reserved + (fp)0, +//;0x005C FRDYI + (fp)INT_Excep_FCU_FRDYI, +//;0x0060 Reserved + (fp)0, +//;0x0064 Reserved + (fp)0, +//;0x0068 Reserved + (fp)0, +//;0x006C ICU_SWINT + (fp)vPortSoftwareInterruptISR, +//;0x0070 CMT0_CMI0 + (fp)vPortTickISR, +//;0x0074 CMT1_CMI1 + (fp)INT_Excep_CMT1_CMI1, +//;0x0078 CMT2_CMI2 + (fp)INT_Excep_CMT2_CMI2, +//;0x007C CMT3_CMI3 + (fp)INT_Excep_CMT3_CMI3, +//;0x0080 CAC_FERRF + (fp)INT_Excep_CAC_FERRF, +//;0x0084 CAC_MENDF + (fp)INT_Excep_CAC_MENDF, +//;0x0088 CAC_OVFF + (fp)INT_Excep_CAC_OVFF, +//;0x008C Reserved + (fp)0, +//;0x0090 USB0_D0FIFO0 + (fp)INT_Excep_USB0_D0FIFO0, +//;0x0094 USB0_D1FIFO0 + (fp)INT_Excep_USB0_D1FIFO0, +//;0x0098 USB0_USBI0 + (fp)INT_Excep_USB0_USBI0, +//;0x009C Reserved + (fp)0, +//;0x00A0 Reserved + (fp)0, +//;0x00A4 Reserved + (fp)0, +//;0x00A8 Reserved + (fp)0, +//;0x00AC Reserved + (fp)0, +//;0x00B0 RSPI0_SPEI0 + (fp)INT_Excep_RSPI0_SPEI0, +//;0x00B4 RSPI0_SPRI0 + (fp)INT_Excep_RSPI0_SPRI0, +//;0x00B8 RSPI0_SPTI0 + (fp)INT_Excep_RSPI0_SPTI0, +//;0x00BC RSPI0_SPII0 + (fp)INT_Excep_RSPI0_SPII0, +//;0x00C0 Reserved + (fp)0, +//;0x00C4 Reserved + (fp)0, +//;0x00C8 Reserved + (fp)0, +//;0x00CC Reserved + (fp)0, +//;0x00D0 Reserved + (fp)0, +//;0x00D4 Reserved + (fp)0, +//;0x00D8 Reserved + (fp)0, +//;0x00DC Reserved + (fp)0, +//;0x00E0 Reserved + (fp)0, +//;0x00E4 DOC_DOPCF + (fp)INT_Excep_DOC_DOPCF, +//;0x00E8 CMPB_CMPB0 + (fp)INT_Excep_CMPB_CMPB0, +//;0x00EC CMPB_CMPB1 + (fp)INT_Excep_CMPB_CMPB1, +//;0x00F0 CTSU_CTSUWR + (fp)INT_Excep_CTSU_CTSUWR, +//;0x00F4 CTSU_CTSURD + (fp)INT_Excep_CTSU_CTSURD, +//;0x00F8 CTSU_CTSUFN + (fp)INT_Excep_CTSU_CTSUFN, +//;0x00FC Excep_RTC_CUP + (fp)INT_Excep_RTC_CUP, +//;0x0100 IRQ0 + (fp)INT_Excep_ICU_IRQ0, +//;0x0104 IRQ1 + (fp)INT_Excep_ICU_IRQ1, +//;0x0108 IRQ2 + (fp)INT_Excep_ICU_IRQ2, +//;0x010C IRQ3 + (fp)INT_Excep_ICU_IRQ3, +//;0x0110 IRQ4 + (fp)INT_Excep_ICU_IRQ4, +//;0x0114 IRQ5 + (fp)INT_Excep_ICU_IRQ5, +//;0x0118 IRQ6 + (fp)INT_Excep_ICU_IRQ6, +//;0x011C IRQ7 + (fp)INT_Excep_ICU_IRQ7, +//;0x0120 Reserved + (fp)0, +//;0x0124 Reserved + (fp)0, +//;0x0128 Reserved + (fp)0, +//;0x012C Reserved + (fp)0, +//;0x0130 Reserved + (fp)0, +//;0x0134 Reserved + (fp)0, +//;0x0138 Reserved + (fp)0, +//;0x013C Reserved + (fp)0, +//;0x0140 ELC ELSR8I + (fp)INT_Excep_ELC_ELSR8I, +//;0x0144 Reserved + (fp)0, +//;0x0148 Reserved + (fp)0, +//;0x014C Reserved + (fp)0, +//;0x0150 Reserved + (fp)0, +//;0x0154 Reserved + (fp)0, +//;0x0158 Reserved + (fp)0, +//;0x015C Reserved + (fp)0, +//;0x0160 LVD_LVD1 + (fp)INT_Excep_LVD_LVD1, +//;0x0164 LVD_LVD2 + (fp)INT_Excep_LVD_LVD2, +//;0x0168 USB0_USBR0 + (fp)INT_Excep_USB0_USBR0, +//;0x016C Reserved + (fp)0, +//;0x0170 RTC_ALM + (fp)INT_Excep_RTC_ALM, +//;0x0174 RTC_PRD + (fp)INT_Excep_RTC_PRD, +//;0x0178 Reserved + (fp)0, +//;0x017C Reserved + (fp)0, +//;0x0180 Reserved + (fp)0, +//;0x0184 Reserved + (fp)0, +//;0x0188 Reserved + (fp)0, +//;0x018C Reserved + (fp)0, +//;0x0190 Reserved + (fp)0, +//;0x0194 Reserved + (fp)0, +//;0x0198 S12AD_S12ADI0 + (fp)INT_Excep_S12AD_S12ADI0, +//;0x019C S12AD_GBADI + (fp)INT_Excep_S12AD_GBADI, +//104;0x01A0 Reserved + (fp)0, +//105;0x01A4 Reserved + (fp)0, +//;0x01A8 ELC_ELSR18I + (fp)INT_Excep_ELC_ELSR18I, +//;0x01AC Reserved + (fp)0, +//;0x01B0 SSI0_SSIF0 + (fp)INT_Excep_SSI0_SSIF0, +//;0x01B4 SSI0_SSIRXI0 + (fp)INT_Excep_SSI0_SSIRXI0, +//;0x01B8 SSI0_SSITXI0 + (fp)INT_Excep_SSI0_SSITXI0, +//;0x01BC Reserved + (fp)0, +//;0x01C0 Reserved + (fp)0, +//;0x01C4 Reserved + (fp)0, +//;0x01C8 MTU0_TGIA0 + (fp)INT_Excep_MTU0_TGIA0, +//;0x01CC MTU0_TGIB0 + (fp)INT_Excep_MTU0_TGIB0, +//;0x01D0 MTU0_TGIC0 + (fp)INT_Excep_MTU0_TGIC0, +//;0x01D4 MTU0_TGID0 + (fp)INT_Excep_MTU0_TGID0, +//;0x01D8 MTU0_TCIV0 + (fp)INT_Excep_MTU0_TCIV0, +//;0x01DC MTU0_TGIE0 + (fp)INT_Excep_MTU0_TGIE0, +//;0x01E0 MTU0_TGIF0 + (fp)INT_Excep_MTU0_TGIF0, +//;0x01E4 MTU1_TGIA1 + (fp)INT_Excep_MTU1_TGIA1, +//;0x01E8 MTU1_TGIB1 + (fp)INT_Excep_MTU1_TGIB1, +//;0x01EC MTU1_TCIV1 + (fp)INT_Excep_MTU1_TCIV1, +//;0x01F0 MTU1_TCIU1 + (fp)INT_Excep_MTU1_TCIU1, +//;0x01F4 MTU2_TGIA2 + (fp)INT_Excep_MTU2_TGIA2, +//;0x01F8 MTU2_TGIB2 + (fp)INT_Excep_MTU2_TGIB2, +//;0x01FC MTU2_TCIV2 + (fp)INT_Excep_MTU2_TCIV2, +//;0x0200 MTU2_TCIU2 + (fp)INT_Excep_MTU2_TCIU2, +//;0x0204 MTU3_TGIA3 + (fp)INT_Excep_MTU3_TGIA3, +//;0x0208 MTU3_TGIB3 + (fp)INT_Excep_MTU3_TGIB3, +//;0x020C MTU3_TGIC3 + (fp)INT_Excep_MTU3_TGIC3, +//;0x0210 MTU3_TGID3 + (fp)INT_Excep_MTU3_TGID3, +//;0x0214 MTU3_TCIV3 + (fp)INT_Excep_MTU3_TCIV3, +//;0x0218 MTU4_TGIA4 + (fp)INT_Excep_MTU4_TGIA4, +//;0x021C MTU4_TGIB4 + (fp)INT_Excep_MTU4_TGIB4, +//;0x0220 MTU4_TGIC4 + (fp)INT_Excep_MTU4_TGIC4, +//;0x0224 MTU4_TGID4 + (fp)INT_Excep_MTU4_TGID4, +//;0x0228 MTU4_TCIV4 + (fp)INT_Excep_MTU4_TCIV4, +//;0x022C MTU5_TGIU5 + (fp)INT_Excep_MTU5_TGIU5, +//;0x0230 MTU5_TGIV5 + (fp)INT_Excep_MTU5_TGIV5, +//;0x0234 MTU5_TGIW5 + (fp)INT_Excep_MTU5_TGIW5, +//;0x0238 Reserved + (fp)0, +//;0x023C Reserved + (fp)0, +//;0x0240 Reserved + (fp)0, +//;0x0244 Reserved + (fp)0, +//;0x0248 Reserved + (fp)0, +//;0x024C Reserved + (fp)0, +//;0x0250 Reserved + (fp)0, +//;0x0254 Reserved + (fp)0, +//;0x0258 Reserved + (fp)0, +//;0x025C Reserved + (fp)0, +//;0x0260 Reserved + (fp)0, +//;0x0264 Reserved + (fp)0, +//;0x0268 Reserved + (fp)0, +//;0x026C Reserved + (fp)0, +//;0x0270 Reserved + (fp)0, +//;0x0274 Reserved + (fp)0, +//;0x0278 Reserved + (fp)0, +//;0x027C Reserved + (fp)0, +//;0x0280 Reserved + (fp)0, +//;0x0284 Reserved + (fp)0, +//;0x0288 Reserved + (fp)0, +//;0x028C Reserved + (fp)0, +//;0x0290 Reserved + (fp)0, +//;0x0294 Reserved + (fp)0, +//;0x0298 Reserved + (fp)0, +//;0x029C Reserved + (fp)0, +//;0x02A0 Reserved + (fp)0, +//;0x02A4 Reserved + (fp)0, +//;0x02A8 POE_OEI1 + (fp)INT_Excep_POE_OEI1, +//;0x02AC POE_OEI2 + (fp)INT_Excep_POE_OEI2, +//;0x02B0 Reserved + (fp)0, +//;0x02B4 Reserved + (fp)0, +//;0x02B8 TMR0_CMIA0 + (fp)vIntQTimerISR0, +//;0x02BC TMR0_CMIB0 + (fp)INT_Excep_TMR0_CMIB0, +//;0x02C0 TMR0_OVI0 + (fp)INT_Excep_TMR0_OVI0, +//;0x02C4 TMR1_CMIA1 + (fp)INT_Excep_TMR1_CMIA1, +//;0x02C8 TMR1_CMIB1 + (fp)INT_Excep_TMR1_CMIB1, +//;0x02CC TMR1_OVI1 + (fp)INT_Excep_TMR1_OVI1, +//;0x02D0 TMR2_CMIA2 + (fp)vIntQTimerISR1, +//;0x02D4 TMR2_CMIB2 + (fp)INT_Excep_TMR2_CMIB2, +//;0x02D8 TMR2_OVI2 + (fp)INT_Excep_TMR2_OVI2, +//;0x02DC TMR3_CMIA3 + (fp)INT_Excep_TMR3_CMIA3, +//;0x02E0 TMR3_CMIB3 + (fp)INT_Excep_TMR3_CMIB3, +//;0x02E4 TMR3_OVI3 + (fp)INT_Excep_TMR3_OVI3, +//;0x02E8 SCI2_ERI2 + (fp)INT_Excep_SCI2_ERI2, +//;0x02EC SCI2_RXI2 + (fp)INT_Excep_SCI2_RXI2, +//;0x02F0 SCI2_TXI2 + (fp)INT_Excep_SCI2_TXI2, +//;0x02F4 SCI2_TEI2 + (fp)INT_Excep_SCI2_TEI2, +//;0x02F8 Reserved + (fp)0, +//;0x02FC Reserved + (fp)0, +//;0x0300 Reserved + (fp)0, +//;0x0304 Reserved + (fp)0, +//;0x0308 Reserved + (fp)0, +//;0x030C Reserved + (fp)0, +//;0x0310 Reserved + (fp)0, +//;0x0314 Reserved + (fp)0, +//;0x0318 Reserved + (fp)0, +//;0x031C Reserved + (fp)0, +//;0x0320 Reserved + (fp)0, +//;0x0324 Reserved + (fp)0, +//;0x0328 Reserved + (fp)0, +//;0x032C Reserved + (fp)0, +//;0x0330 Reserved + (fp)0, +//;0x0334 Reserved + (fp)0, +//;0x0338 Reserved + (fp)0, +//;0x033C Reserved + (fp)0, +//;0x0340 Reserved + (fp)0, +//;0x0344 Reserved + (fp)0, +//;0x0348 Reserved + (fp)0, +//;0x034C Reserved + (fp)0, +//;0x0350 Reserved + (fp)0, +//;0x0354 Reserved + (fp)0, +//;0x0358 SCI0_ERI0 + (fp)INT_Excep_SCI0_ERI0, +//;0x035C SCI0_RXI0 + (fp)INT_Excep_SCI0_RXI0, +//;0x0360 SCI0_TXI0 + (fp)INT_Excep_SCI0_TXI0, +//;0x0364 SCI0_TEI0 + (fp)INT_Excep_SCI0_TEI0, +//;0x0368 SCI1_ERI1 + (fp)INT_Excep_SCI1_ERI1, +//;0x036C SCI1_RXI1 + (fp)INT_Excep_SCI1_RXI1, +//;0x0370 SCI1_TXI1 + (fp)INT_Excep_SCI1_TXI1, +//;0x0374 SCI1_TEI1 + (fp)INT_Excep_SCI1_TEI1, +//;0x0378 SCI5_ERI5 + (fp)INT_Excep_SCI5_ERI5, +//;0x037C SCI5_RXI5 + (fp)INT_Excep_SCI5_RXI5, +//;0x0380 SCI5_TXI5 + (fp)INT_Excep_SCI5_TXI5, +//;0x0384 SCI5_TEI5 + (fp)INT_Excep_SCI5_TEI5, +//;0x0388 SCI6_ERI6 + (fp)INT_Excep_SCI6_ERI6, +//;0x038C SCI6_RXI6 + (fp)INT_Excep_SCI6_RXI6, +//;0x0390 SCI6_TXI6 + (fp)INT_Excep_SCI6_TXI6, +//;0x0394 SCI6_TEI6 + (fp)INT_Excep_SCI6_TEI6, +//;0x0398 SCI8_ERI8 + (fp)INT_Excep_SCI8_ERI8, +//;0x039C SCI8_RXI8 + (fp)INT_Excep_SCI8_RXI8, +//;0x03A0 SCI8_TXI8 + (fp)INT_Excep_SCI8_TXI8, +//;0x03A4 SCI8_TEI8 + (fp)INT_Excep_SCI8_TEI8, +//;0x03A8 SCI9_ERI9 + (fp)INT_Excep_SCI9_ERI9, +//;0x03AC SCI9_RXI9 + (fp)INT_Excep_SCI9_RXI9, +//;0x03B0 SCI9_TXI9 + (fp)INT_Excep_SCI9_TXI9, +//;0x03B4 SCI9_TEI9 + (fp)INT_Excep_SCI9_TEI9, +//;0x03B8 SCI12_ERI12 + (fp)INT_Excep_SCI12_ERI12, +//;0x03BC SCI12_RXI12 + (fp)INT_Excep_SCI12_RXI12, +//;0x03C0 SCI12_TXI12 + (fp)INT_Excep_SCI12_TXI12, +//;0x03C4 SCI12_TEI12 + (fp)INT_Excep_SCI12_TEI12, +//;0x03C8 SCI12_SCIX0 + (fp)INT_Excep_SCI12_SCIX0, +//;0x03CC SCI12_SCIX1 + (fp)INT_Excep_SCI12_SCIX1, +//;0x03D0 SCI12_SCIX2 + (fp)INT_Excep_SCI12_SCIX2, +//;0x03D4 SCI12_SCIX3 + (fp)INT_Excep_SCI12_SCIX3, +//;0x03D8 RIIC0_EEI0 + (fp)INT_Excep_RIIC0_EEI0, +//;0x03DC RIIC0_RXI0 + (fp)INT_Excep_RIIC0_RXI0, +//;0x03E0 RIIC0_TXI0 + (fp)INT_Excep_RIIC0_TXI0, +//;0x03E4 RIIC0_TEI0 + (fp)INT_Excep_RIIC0_TEI0, +//;0x03E8 Reserved + (fp)0, +//;0x03EC Reserved + (fp)0, +//;0x03F0 Reserved + (fp)0, +//;0x03F4 Reserved + (fp)0, +//;0x03F8 Reserved + (fp)0, +//;0x03FC Reserved + (fp)0, +}; diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.c new file mode 100644 index 000000000..a59c3f126 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.c @@ -0,0 +1,131 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_cgc.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for CGC module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_cgc.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: R_CGC_Create +* Description : This function initializes the clock generator. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_CGC_Create(void) +{ + uint32_t sckcr_dummy; + uint32_t w_count; + + /* Set main clock control registers */ + SYSTEM.MOFCR.BYTE = _00_CGC_MAINOSC_RESONATOR | _20_CGC_MAINOSC_OVER10M; + SYSTEM.MOSCWTCR.BYTE = _06_CGC_OSC_WAIT_CYCLE_32768; + + /* Set main clock operation */ + SYSTEM.MOSCCR.BIT.MOSTP = 0U; + + /* Wait for main clock oscillator wait counter overflow */ + while (1U != SYSTEM.OSCOVFSR.BIT.MOOVF); + + /* Set system clock */ + sckcr_dummy = _00000000_CGC_PCLKD_DIV_1 | _00000000_CGC_PCLKB_DIV_1 | _00000000_CGC_ICLK_DIV_1 | + _00000000_CGC_FCLK_DIV_1; + SYSTEM.SCKCR.LONG = sckcr_dummy; + + while (SYSTEM.SCKCR.LONG != sckcr_dummy); + + /* Set PLL circuit */ + SYSTEM.PLLCR.WORD = _0002_CGC_PLL_FREQ_DIV_4 | _0F00_CGC_PLL_FREQ_MUL_8; + SYSTEM.PLLCR2.BIT.PLLEN = 0U; + + /* Wait for PLL wait counter overflow */ + while (1U != SYSTEM.OSCOVFSR.BIT.PLOVF); + + /* Stop sub-clock */ + SYSTEM.SOSCCR.BIT.SOSTP = 1U; + + /* Wait for the register modification to complete */ + while (1U != SYSTEM.SOSCCR.BIT.SOSTP); + + /* Stop sub-clock */ + RTC.RCR3.BIT.RTCEN = 0U; + + /* Wait for the register modification to complete */ + while (0U != RTC.RCR3.BIT.RTCEN); + + /* Wait for 5 sub-clock cycles */ + for (w_count = 0U; w_count < _007B_CGC_SUBSTPWT_WAIT; w_count++) + { + __asm volatile( "NOP" ); + } + + /* Set sub-clock drive capacity */ + RTC.RCR3.BIT.RTCDV = 1U; + + /* Wait for the register modification to complete */ + while (1U != RTC.RCR3.BIT.RTCDV); + + /* Set sub-clock */ + SYSTEM.SOSCCR.BIT.SOSTP = 0U; + + /* Wait for the register modification to complete */ + while (0U != SYSTEM.SOSCCR.BIT.SOSTP); + + /* Wait for sub-clock to be stable */ + for (w_count = 0U; w_count < _00061A81_CGC_SUBOSCWT_WAIT; w_count++) + { + __asm volatile( "NOP" ); + } + + /* Set clock source */ + SYSTEM.SCKCR3.WORD = _0400_CGC_CLOCKSOURCE_PLL; + + while (SYSTEM.SCKCR3.WORD != _0400_CGC_CLOCKSOURCE_PLL); + + /* Set LOCO */ + SYSTEM.LOCOCR.BIT.LCSTP = 1U; +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.h new file mode 100644 index 000000000..6a32749c4 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.h @@ -0,0 +1,190 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_cgc.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for CGC module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef CGC_H +#define CGC_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ +/* + System Clock Control Register (SCKCR) +*/ +/* Peripheral Module Clock D (PCLKD) */ +#define _00000000_CGC_PCLKD_DIV_1 (0x00000000UL) /* x1 */ +#define _00000001_CGC_PCLKD_DIV_2 (0x00000001UL) /* x1/2 */ +#define _00000002_CGC_PCLKD_DIV_4 (0x00000002UL) /* x1/4 */ +#define _00000003_CGC_PCLKD_DIV_8 (0x00000003UL) /* x1/8 */ +#define _00000004_CGC_PCLKD_DIV_16 (0x00000004UL) /* x1/16 */ +#define _00000005_CGC_PCLKD_DIV_32 (0x00000005UL) /* x1/32 */ +#define _00000006_CGC_PCLKD_DIV_64 (0x00000006UL) /* x1/64 */ +/* Peripheral Module Clock B (PCLKB) */ +#define _00000000_CGC_PCLKB_DIV_1 (0x00000000UL) /* x1 */ +#define _00000100_CGC_PCLKB_DIV_2 (0x00000100UL) /* x1/2 */ +#define _00000200_CGC_PCLKB_DIV_4 (0x00000200UL) /* x1/4 */ +#define _00000300_CGC_PCLKB_DIV_8 (0x00000300UL) /* x1/8 */ +#define _00000400_CGC_PCLKB_DIV_16 (0x00000400UL) /* x1/16 */ +#define _00000500_CGC_PCLKB_DIV_32 (0x00000500UL) /* x1/32 */ +#define _00000600_CGC_PCLKB_DIV_64 (0x00000600UL) /* x1/64 */ +/* System Clock (ICLK) */ +#define _00000000_CGC_ICLK_DIV_1 (0x00000000UL) /* x1 */ +#define _01000000_CGC_ICLK_DIV_2 (0x01000000UL) /* x1/2 */ +#define _02000000_CGC_ICLK_DIV_4 (0x02000000UL) /* x1/4 */ +#define _03000000_CGC_ICLK_DIV_8 (0x03000000UL) /* x1/8 */ +#define _04000000_CGC_ICLK_DIV_16 (0x04000000UL) /* x1/16 */ +#define _05000000_CGC_ICLK_DIV_32 (0x05000000UL) /* x1/32 */ +#define _06000000_CGC_ICLK_DIV_64 (0x06000000UL) /* x1/64 */ +/* System Clock (FCLK) */ +#define _00000000_CGC_FCLK_DIV_1 (0x00000000UL) /* x1 */ +#define _10000000_CGC_FCLK_DIV_2 (0x10000000UL) /* x1/2 */ +#define _20000000_CGC_FCLK_DIV_4 (0x20000000UL) /* x1/4 */ +#define _30000000_CGC_FCLK_DIV_8 (0x30000000UL) /* x1/8 */ +#define _40000000_CGC_FCLK_DIV_16 (0x40000000UL) /* x1/16 */ +#define _50000000_CGC_FCLK_DIV_32 (0x50000000UL) /* x1/32 */ +#define _60000000_CGC_FCLK_DIV_64 (0x60000000UL) /* x1/64 */ + +/* + System Clock Control Register 3 (SCKCR3) +*/ +#define _0000_CGC_CLOCKSOURCE_LOCO (0x0000U) /* LOCO */ +#define _0100_CGC_CLOCKSOURCE_HOCO (0x0100U) /* HOCO */ +#define _0200_CGC_CLOCKSOURCE_MAINCLK (0x0200U) /* Main clock oscillator */ +#define _0300_CGC_CLOCKSOURCE_SUBCLK (0x0300U) /* Sub-clock oscillator */ +#define _0400_CGC_CLOCKSOURCE_PLL (0x0400U) /* PLL circuit */ + +/* + PLL Control Register (PLLCR) +*/ +/* PLL Input Frequency Division Ratio Select (PLIDIV[1:0]) */ +#define _0000_CGC_PLL_FREQ_DIV_1 (0x0000U) /* x1 */ +#define _0001_CGC_PLL_FREQ_DIV_2 (0x0001U) /* x1/2 */ +#define _0002_CGC_PLL_FREQ_DIV_4 (0x0002U) /* x1/4 */ +/* Frequency Multiplication Factor Select (STC[5:0]) */ +#define _0B00_CGC_PLL_FREQ_MUL_6 (0x0B00U) /* x6 */ +#define _0F00_CGC_PLL_FREQ_MUL_8 (0x0F00U) /* x8 */ + +/* + USB-dedicated PLL Control Register (UPLLCR) +*/ +/* USB-dedicated PLL Input Frequency Division Ratio Select (UPLIDIV[1:0]) */ +#define _0000_CGC_PLL_UPLIDIV_1 (0x0000U) /* x1 */ +#define _0001_CGC_PLL_UPLIDIV_2 (0x0001U) /* x1/2 */ +#define _0002_CGC_PLL_UPLIDIV_4 (0x0002U) /* x1/4 */ +/* UCLK Source USB-Dedicated PLL Select (UCKUPLLSEL) */ +#define _0000_CGC_UCLK_SYSCLK (0x0000U) /* System clock is selected as UCLK */ +#define _0010_CGC_UCLK_USBPLL (0x0010U) /* USB-dedicated PLL is selected as UCLK */ +/* Frequency Multiplication Factor Select (USTC[5:0]) */ +#define _0B00_CGC_PLL_USTC_6 (0x0B00U) /* x6 */ +#define _0F00_CGC_PLL_USTC_8 (0x0F00U) /* x8 */ + +/* + Oscillation Stop Detection Control Register (OSTDCR) +*/ +/* Oscillation Stop Detection Interrupt Enable (OSTDIE) */ +#define _00_CGC_OSC_STOP_INT_DISABLE (0x00U) /* The oscillation stop detection interrupt is disabled */ +#define _01_CGC_OSC_STOP_INT_ENABLE (0x01U) /* The oscillation stop detection interrupt is enabled */ +/* Oscillation Stop Detection Function Enable (OSTDE) */ +#define _00_CGC_OSC_STOP_DISABLE (0x00U) /* Oscillation stop detection function is disabled */ +#define _80_CGC_OSC_STOP_ENABLE (0x80U) /* Oscillation stop detection function is enabled */ + +/* + Main Clock Oscillator Wait Control Register (MOSCWTCR) +*/ +/* Main Clock Oscillator Wait Time (MSTS[4:0]) */ +#define _00_CGC_OSC_WAIT_CYCLE_2 (0x00U) /* Wait time = 2 cycles */ +#define _01_CGC_OSC_WAIT_CYCLE_1024 (0x01U) /* Wait time = 1024 cycles */ +#define _02_CGC_OSC_WAIT_CYCLE_2048 (0x02U) /* Wait time = 2048 cycles */ +#define _03_CGC_OSC_WAIT_CYCLE_4096 (0x03U) /* Wait time = 4096 cycles */ +#define _04_CGC_OSC_WAIT_CYCLE_8192 (0x04U) /* Wait time = 8192 cycles */ +#define _05_CGC_OSC_WAIT_CYCLE_16384 (0x05U) /* Wait time = 16384 cycles */ +#define _06_CGC_OSC_WAIT_CYCLE_32768 (0x06U) /* Wait time = 32768 cycles */ +#define _07_CGC_OSC_WAIT_CYCLE_65536 (0x07U) /* Wait time = 65536 cycles */ + +/* + HOCO Wait Control Register (HOCOWTCR) +*/ +/* HOCO Wait Time (HOCOWTCR) */ +#define _05_CGC_HOCO_WAIT_CYCLE_138 (0x05U) /* Wait time = 138 cycles (34.5us) */ +#define _06_CGC_HOCO_WAIT_CYCLE_266 (0x06U) /* Wait time = 266 cycles (66.5us) */ + +/* + Clock Output Control Register (CKOCR) +*/ +/* Clock Output Source Select (CKOSEL[2:0]) */ +#define _0000_CGC_CLKOUT_LOCO (0x0000U) /* LOCO */ +#define _0100_CGC_CLKOUT_HOCO (0x0100U) /* HOCO */ +#define _0200_CGC_CLKOUT_MAINCLK (0x0200U) /* Main clock oscillator */ +#define _0300_CGC_CLKOUT_SUBCLK (0x0300U) /* Sub-clock oscillator */ +/* Clock Output Division Ratio Select (CKODIV[2:0]) */ +#define _0000_CGC_CLKOUT_DIV_1 (0x0000U) /* x1 */ +#define _1000_CGC_CLKOUT_DIV_2 (0x1000U) /* x1/2 */ +#define _2000_CGC_CLKOUT_DIV_4 (0x2000U) /* x1/4 */ +#define _3000_CGC_CLKOUT_DIV_8 (0x3000U) /* x1/8 */ +#define _4000_CGC_CLKOUT_DIV_16 (0x4000U) /* x1/16 */ +/* Clock Output Control (CKOSTP) */ +#define _0000_CGC_CLKOUT_ENABLE (0x0000U) /* CLKOUT pin output is operating */ +#define _8000_CGC_CLKOUT_DISABLE (0x8000U) /* CLKOUT pin output is stopped (fixed at low level) */ + +/* + Main Clock Oscillator Forced Oscillation Control Register (MOFCR) +*/ +/* Main Oscillator Drive Capability Switch (MODRV21) */ +#define _00_CGC_MAINOSC_UNDER10M (0x00U) /* 1 MHz to 10 MHz */ +#define _20_CGC_MAINOSC_OVER10M (0x20U) /* 10 MHz to 20 MHz */ +/* Main Clock Oscillator Switch (MOSEL) */ +#define _00_CGC_MAINOSC_RESONATOR (0x00U) /* Resonator */ +#define _40_CGC_MAINOSC_EXTERNAL (0x40U) /* External oscillator input */ + +/* + LCD Source Clock Control Register (LCDSCLKCR) +*/ +/* LCD Source Clock Select (LCDSCLKSEL[2:0]) */ +#define _00_CGC_LCDSCLKSEL_LOCO (0x00U) /* LOCO */ +#define _01_CGC_LCDSCLKSEL_HOCO (0x01U) /* HOCO */ +#define _02_CGC_LCDSCLKSEL_MAINCLK (0x02U) /* Main clock oscillator */ +#define _03_CGC_LCDSCLKSEL_SUBCLK (0x03U) /* Sub-clock oscillator */ +#define _04_CGC_LCDSCLKSEL_IWDT (0x04U) /* IWDT-dedicated on-chip oscillator */ + + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ +#define _007B_CGC_SUBSTPWT_WAIT (0x007BU) /* Wait time for 5 sub clock cycles */ +#define _00061A81_CGC_SUBOSCWT_WAIT (0x00061A81U) /* Wait time for sub clock stable */ + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +void R_CGC_Create(void); + +/* Start user code for function. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc_user.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc_user.c new file mode 100644 index 000000000..da709aa9b --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc_user.c @@ -0,0 +1,52 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_cgc_user.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for CGC module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_cgc.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_hardware_setup.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_hardware_setup.c new file mode 100644 index 000000000..90e9f5265 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_hardware_setup.c @@ -0,0 +1,101 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_hardware_setup.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements system initializing function. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_cgc.h" +#include "r_cg_port.h" +#include "r_cg_sci.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: R_Systeminit +* Description : This function initializes every macro. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_Systeminit(void) +{ + /* Enable writing to registers related to operating modes, LPC, CGC and software reset */ + SYSTEM.PRCR.WORD = 0xA50FU; + + /* Enable writing to MPC pin function control registers */ + MPC.PWPR.BIT.B0WI = 0U; + MPC.PWPR.BIT.PFSWE = 1U; + + /* Initialize non-existent pins */ + PORT0.PDR.BYTE = 0x6BU; + PORT3.PDR.BYTE = 0xD8U; + PORT4.PDR.BYTE = 0xA0U; + PORT5.PDR.BYTE = 0x80U; + PORT9.PDR.BYTE = 0xF8U; + PORTD.PDR.BYTE = 0xE0U; + PORTF.PDR.BYTE = 0x3FU; + PORTJ.PDR.BYTE = 0x32U; + + /* Set peripheral settings */ + R_CGC_Create(); + R_PORT_Create(); + R_SCI1_Create(); + + /* Disable writing to MPC pin function control registers */ + MPC.PWPR.BIT.PFSWE = 0U; + MPC.PWPR.BIT.B0WI = 1U; + + /* Enable protection */ + SYSTEM.PRCR.WORD = 0xA500U; +} +/*********************************************************************************************************************** +* Function Name: HardwareSetup +* Description : This function initializes hardware setting. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void HardwareSetup(void) +{ + R_Systeminit(); +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h new file mode 100644 index 000000000..0de90f97e --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h @@ -0,0 +1,111 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_macrodriver.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements general head file. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef MODULEID_H +#define MODULEID_H +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "../iodefine.h" +//_RB_#include + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ +#ifndef __TYPEDEF__ + +/* Status list definition */ +#define MD_STATUSBASE (0x00U) +#define MD_OK (MD_STATUSBASE + 0x00U) /* register setting OK */ +#define MD_SPT (MD_STATUSBASE + 0x01U) /* IIC stop */ +#define MD_NACK (MD_STATUSBASE + 0x02U) /* IIC no ACK */ +#define MD_BUSY1 (MD_STATUSBASE + 0x03U) /* busy 1 */ +#define MD_BUSY2 (MD_STATUSBASE + 0x04U) /* busy 2 */ + +/* Error list definition */ +#define MD_ERRORBASE (0x80U) +#define MD_ERROR (MD_ERRORBASE + 0x00U) /* error */ +#define MD_ARGERROR (MD_ERRORBASE + 0x01U) /* error argument input error */ +#define MD_ERROR1 (MD_ERRORBASE + 0x02U) /* error 1 */ +#define MD_ERROR2 (MD_ERRORBASE + 0x03U) /* error 2 */ +#define MD_ERROR3 (MD_ERRORBASE + 0x04U) /* error 3 */ +#define MD_ERROR4 (MD_ERRORBASE + 0x05U) /* error 4 */ +#define MD_ERROR5 (MD_ERRORBASE + 0x06U) /* error 5 */ + +/* BRK handler command options */ +typedef enum { + BRK_NO_COMMAND, + BRK_ALL_MODULE_CLOCK_STOP, + BRK_SLEEP, + BRK_DEEP_SLEEP, + BRK_STANDBY, + BRK_LOAD_FINTV_REGISTER +} brk_commands; +#endif + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ +#ifndef __TYPEDEF__ + #if !defined( _STD_USING_INT_TYPES ) && !defined( _STDINT ) + #define _SYS_INT_TYPES_H + #ifndef _STD_USING_BIT_TYPES + #ifndef __int8_t_defined + #define __int8_t_defined + #endif + typedef signed char int8_t; + typedef signed short int16_t; + #endif + + typedef unsigned char uint8_t; + typedef unsigned short uint16_t; + typedef signed long int32_t; + typedef unsigned long uint32_t; + + typedef signed char int_least8_t; + typedef signed short int_least16_t; + typedef signed long int_least32_t; + typedef unsigned char uint_least8_t; + typedef unsigned short uint_least16_t; + typedef unsigned long uint_least32_t; + #endif + + typedef unsigned short MD_STATUS; + #define __TYPEDEF__ +#endif + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +void HardwareSetup(void); +void R_Systeminit(void); + +#endif diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.c new file mode 100644 index 000000000..4a893345a --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.c @@ -0,0 +1,65 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_port.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for Port module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_port.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: R_PORT_Create +* Description : This function initializes the Port I/O. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_PORT_Create(void) +{ + PORT2.PDR.BYTE = _04_Pm2_MODE_OUTPUT | _08_Pm3_MODE_OUTPUT | _10_Pm4_MODE_OUTPUT | _20_Pm5_MODE_OUTPUT | + _00_Pm7_MODE_INPUT; + PORT3.PDR.BYTE = _00_Pm2_MODE_INPUT | _D8_PDR3_DEFAULT; + PORTJ.PDR.BYTE = _00_Pm0_MODE_INPUT | _32_PDRJ_DEFAULT; +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.h new file mode 100644 index 000000000..f331d6cf8 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.h @@ -0,0 +1,174 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_port.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for Port module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef PORT_H +#define PORT_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ +/* + Port Direction Register (PDR) +*/ +/* Pmn Direction Control (B7 - B0) */ +#define _00_Pm0_MODE_NOT_USED (0x00U) /* Pm0 not used */ +#define _00_Pm0_MODE_INPUT (0x00U) /* Pm0 as input */ +#define _01_Pm0_MODE_OUTPUT (0x01U) /* Pm0 as output */ +#define _00_Pm1_MODE_NOT_USED (0x00U) /* Pm1 not used */ +#define _00_Pm1_MODE_INPUT (0x00U) /* Pm1 as input */ +#define _02_Pm1_MODE_OUTPUT (0x02U) /* Pm1 as output */ +#define _00_Pm2_MODE_NOT_USED (0x00U) /* Pm2 not used */ +#define _00_Pm2_MODE_INPUT (0x00U) /* Pm2 as input */ +#define _04_Pm2_MODE_OUTPUT (0x04U) /* Pm2 as output */ +#define _00_Pm3_MODE_NOT_USED (0x00U) /* Pm3 not used */ +#define _00_Pm3_MODE_INPUT (0x00U) /* Pm3 as input */ +#define _08_Pm3_MODE_OUTPUT (0x08U) /* Pm3 as output */ +#define _00_Pm4_MODE_NOT_USED (0x00U) /* Pm4 not used */ +#define _00_Pm4_MODE_INPUT (0x00U) /* Pm4 as input */ +#define _10_Pm4_MODE_OUTPUT (0x10U) /* Pm4 as output */ +#define _00_Pm5_MODE_NOT_USED (0x00U) /* Pm5 not used */ +#define _00_Pm5_MODE_INPUT (0x00U) /* Pm5 as input */ +#define _20_Pm5_MODE_OUTPUT (0x20U) /* Pm5 as output */ +#define _00_Pm6_MODE_NOT_USED (0x00U) /* Pm6 not used */ +#define _00_Pm6_MODE_INPUT (0x00U) /* Pm6 as input */ +#define _40_Pm6_MODE_OUTPUT (0x40U) /* Pm6 as output */ +#define _00_Pm7_MODE_NOT_USED (0x00U) /* Pm7 not used */ +#define _00_Pm7_MODE_INPUT (0x00U) /* Pm7 as input */ +#define _80_Pm7_MODE_OUTPUT (0x80U) /* Pm7 as output */ + +/* + Port Output Data Register (PODR) +*/ +/* Pmn Output Data Store (B7 - B0) */ +#define _00_Pm0_OUTPUT_0 (0x00U) /* output low at B0 */ +#define _01_Pm0_OUTPUT_1 (0x01U) /* output high at B0 */ +#define _00_Pm1_OUTPUT_0 (0x00U) /* output low at B1 */ +#define _02_Pm1_OUTPUT_1 (0x02U) /* output high at B1 */ +#define _00_Pm2_OUTPUT_0 (0x00U) /* output low at B2 */ +#define _04_Pm2_OUTPUT_1 (0x04U) /* output high at B2 */ +#define _00_Pm3_OUTPUT_0 (0x00U) /* output low at B3 */ +#define _08_Pm3_OUTPUT_1 (0x08U) /* output high at B3 */ +#define _00_Pm4_OUTPUT_0 (0x00U) /* output low at B4 */ +#define _10_Pm4_OUTPUT_1 (0x10U) /* output high at B4 */ +#define _00_Pm5_OUTPUT_0 (0x00U) /* output low at B5 */ +#define _20_Pm5_OUTPUT_1 (0x20U) /* output high at B5 */ +#define _00_Pm6_OUTPUT_0 (0x00U) /* output low at B6 */ +#define _40_Pm6_OUTPUT_1 (0x40U) /* output high at B6 */ +#define _00_Pm7_OUTPUT_0 (0x00U) /* output low at B7 */ +#define _80_Pm7_OUTPUT_1 (0x80U) /* output high at B7 */ + +/* + Open Drain Control Register 0 (ODR0) +*/ +/* Pmn Output Type Select (Pm0 to Pm3) */ +#define _00_Pm0_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _01_Pm0_NCH_OPEN_DRAIN (0x01U) /* N-channel open-drain output */ +#define _02_Pm0_PCH_OPEN_DRAIN (0x02U) /* P-channel open-drain output */ +#define _00_Pm1_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _04_Pm1_NCH_OPEN_DRAIN (0x04U) /* N-channel open-drain output */ +#define _08_Pm1_PCH_OPEN_DRAIN (0x08U) /* P-channel open-drain output */ +#define _00_Pm2_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _10_Pm2_NCH_OPEN_DRAIN (0x10U) /* N-channel open-drain output */ +#define _20_Pm2_PCH_OPEN_DRAIN (0x20U) /* P-channel open-drain output */ +#define _00_Pm3_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _40_Pm3_NCH_OPEN_DRAIN (0x40U) /* N-channel open-drain output */ +#define _80_Pm3_PCH_OPEN_DRAIN (0x80U) /* P-channel open-drain output */ + +/* + Open Drain Control Register 1 (ODR1) +*/ +/* Pmn Output Type Select (Pm4 to Pm7) */ +#define _00_Pm4_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _01_Pm4_NCH_OPEN_DRAIN (0x01U) /* N-channel open-drain output */ +#define _02_Pm4_PCH_OPEN_DRAIN (0x02U) /* P-channel open-drain output */ +#define _00_Pm5_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _04_Pm5_NCH_OPEN_DRAIN (0x04U) /* N-channel open-drain output */ +#define _08_Pm5_PCH_OPEN_DRAIN (0x08U) /* P-channel open-drain output */ +#define _00_Pm6_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _10_Pm6_NCH_OPEN_DRAIN (0x10U) /* N-channel open-drain output */ +#define _20_Pm6_PCH_OPEN_DRAIN (0x20U) /* P-channel open-drain output */ +#define _00_Pm7_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _40_Pm7_NCH_OPEN_DRAIN (0x40U) /* N-channel open-drain output */ +#define _80_Pm7_PCH_OPEN_DRAIN (0x80U) /* P-channel open-drain output */ + +/* + Pull-Up Control Register (PCR) +*/ +/* Pm0 Input Pull-Up Resistor Control ((B7 - B0)) */ +#define _00_Pm0_PULLUP_OFF (0x00U) /* Pn0 pull-up resistor not connected */ +#define _01_Pm0_PULLUP_ON (0x01U) /* Pn0 pull-up resistor connected */ +#define _00_Pm1_PULLUP_OFF (0x00U) /* Pn1 pull-up resistor not connected */ +#define _02_Pm1_PULLUP_ON (0x02U) /* Pn1 pull-up resistor connected */ +#define _00_Pm2_PULLUP_OFF (0x00U) /* Pn2 Pull-up resistor not connected */ +#define _04_Pm2_PULLUP_ON (0x04U) /* Pn2 pull-up resistor connected */ +#define _00_Pm3_PULLUP_OFF (0x00U) /* Pn3 pull-up resistor not connected */ +#define _08_Pm3_PULLUP_ON (0x08U) /* Pn3 pull-up resistor connected */ +#define _00_Pm4_PULLUP_OFF (0x00U) /* Pn4 pull-up resistor not connected */ +#define _10_Pm4_PULLUP_ON (0x10U) /* Pn4 pull-up resistor connected */ +#define _00_Pm5_PULLUP_OFF (0x00U) /* Pn5 pull-up resistor not connected */ +#define _20_Pm5_PULLUP_ON (0x20U) /* Pn5 pull-up resistor connected */ +#define _00_Pm6_PULLUP_OFF (0x00U) /* Pn6 pull-up resistor not connected */ +#define _40_Pm6_PULLUP_ON (0x40U) /* Pn6 pull-up resistor connected */ +#define _00_Pm7_PULLUP_OFF (0x00U) /* Pn7 pull-up resistor not connected */ +#define _80_Pm7_PULLUP_ON (0x80U) /* Pn7 pull-up resistor connected */ + +/* + Port Switching Register A (PSRA) +*/ +/* PB6/PC0 Switching (PSEL6) */ +#define _00_PORT_PSEL6_PB6 (0x00U) /* PB6 general I/O port function is selected */ +#define _40_PORT_PSEL6_PC0 (0x40U) /* PC0 general I/O port function is selected */ +/* PB7/PC1 Switching (PSEL7) */ +#define _00_PORT_PSEL7_PB7 (0x00U) /* PB7 general I/O port function is selected */ +#define _80_PORT_PSEL7_PC1 (0x80U) /* PC1 general I/O port function is selected */ + + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ +#define _6B_PDR0_DEFAULT (0x6BU) /* PDR0 default value */ +#define _D8_PDR3_DEFAULT (0xD8U) /* PDR3 default value */ +#define _A0_PDR4_DEFAULT (0xA0U) /* PDR4 default value */ +#define _80_PDR5_DEFAULT (0x80U) /* PDR5 default value */ +#define _F8_PDR9_DEFAULT (0xF8U) /* PDR9 default value */ +#define _E0_PDRD_DEFAULT (0xE0U) /* PDRD default value */ +#define _3F_PDRF_DEFAULT (0x3FU) /* PDRF default value */ +#define _32_PDRJ_DEFAULT (0x32U) /* PDRJ default value */ + + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +void R_PORT_Create(void); + +/* Start user code for function. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port_user.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port_user.c new file mode 100644 index 000000000..0239dde20 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port_user.c @@ -0,0 +1,52 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_port_user.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for Port module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_port.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.c new file mode 100644 index 000000000..823d383ec --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.c @@ -0,0 +1,86 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sbrk.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : Program of sbrk. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include +#include +#include "r_cg_sbrk.h" +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ + +int8_t *sbrk(size_t size); + +extern int8_t *_s1ptr; + +union HEAP_TYPE +{ + int16_t dummy ; /* Dummy for 4-byte boundary */ + int8_t heap[HEAPSIZE]; /* Declaration of the area managed by sbrk */ +}; + +static union HEAP_TYPE heap_area ; + +/* End address allocated by sbrk */ +static int8_t *brk = (int8_t *) &heap_area; + +/**************************************************************************/ +/* sbrk:Memory area allocation */ +/* Return value:Start address of allocated area (Pass) */ +/* -1 (Failure) */ +/**************************************************************************/ +int8_t *sbrk(size_t size) /* Assigned area size */ +{ + int8_t *p; + + if (brk+size > heap_area.heap + HEAPSIZE) /* Empty area size */ + { + p = (int8_t *)-1; + } + else + { + p = brk; /* Area assignment */ + brk += size; /* End address update */ + } + + return p; +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.h new file mode 100644 index 000000000..9840cd1ba --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.h @@ -0,0 +1,48 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sbrk.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : Header file of sbrk file. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef _SBRK_H +#define _SBRK_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ +#define HEAPSIZE (0x400U) /* Size of area managed by sbrk */ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ + +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.c new file mode 100644 index 000000000..761f53ca5 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.c @@ -0,0 +1,204 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sci.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for SCI module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_sci.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +uint8_t * gp_sci1_tx_address; /* SCI1 transmit buffer address */ +uint16_t g_sci1_tx_count; /* SCI1 transmit data number */ +uint8_t * gp_sci1_rx_address; /* SCI1 receive buffer address */ +uint16_t g_sci1_rx_count; /* SCI1 receive data number */ +uint16_t g_sci1_rx_length; /* SCI1 receive data length */ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: R_SCI1_Create +* Description : This function initializes the SCI1. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_SCI1_Create(void) +{ + /* Cancel SCI1 module stop state */ + MSTP(SCI1) = 0U; + + /* Set interrupt priority */ + IPR(SCI1, ERI1) = _0F_SCI_PRIORITY_LEVEL15; + + /* Clear the SCR.TIE, RIE, TE, RE and TEIE bits */ + SCI1.SCR.BIT.TIE = 0U; + SCI1.SCR.BIT.RIE = 0U; + SCI1.SCR.BIT.TE = 0U; + SCI1.SCR.BIT.RE = 0U; + SCI1.SCR.BIT.TEIE = 0U; + + /* Set RXD1 pin */ + MPC.P15PFS.BYTE = 0x0AU; + PORT1.PMR.BYTE |= 0x20U; + /* Set TXD1 pin */ + MPC.P16PFS.BYTE = 0x0AU; + PORT1.PODR.BYTE |= 0x40U; + PORT1.PDR.BYTE |= 0x40U; + PORT1.PMR.BYTE |= 0x40U; + + /* Set clock enable */ + SCI1.SCR.BYTE = _00_SCI_INTERNAL_SCK_UNUSED; + + /* Clear the SIMR1.IICM, SPMR.CKPH, and CKPOL bit */ + SCI1.SIMR1.BIT.IICM = 0U; + SCI1.SPMR.BYTE = _00_SCI_RTS | _00_SCI_CLOCK_NOT_INVERTED | _00_SCI_CLOCK_NOT_DELAYED; + + /* Set control registers */ + SCI1.SMR.BYTE = _01_SCI_CLOCK_PCLK_4 | _00_SCI_STOP_1 | _00_SCI_PARITY_EVEN | _00_SCI_PARITY_DISABLE | + _00_SCI_DATA_LENGTH_8 | _00_SCI_MULTI_PROCESSOR_DISABLE | _00_SCI_ASYNCHRONOUS_MODE; + SCI1.SCMR.BYTE = _00_SCI_SERIAL_MODE | _00_SCI_DATA_INVERT_NONE | _00_SCI_DATA_LSB_FIRST | _72_SCI_SCMR_DEFAULT; + + /* Set SEMR, SNFR */ + SCI1.SEMR.BYTE = _00_SCI_LOW_LEVEL_START_BIT | _00_SCI_NOISE_FILTER_DISABLE | _10_SCI_8_BASE_CLOCK; + + /* Set bitrate */ + SCI1.BRR = 0x19U; +} +/*********************************************************************************************************************** +* Function Name: R_SCI1_Start +* Description : This function starts the SCI1. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_SCI1_Start(void) +{ + IR(SCI1,TXI1) = 0U; + IR(SCI1,TEI1) = 0U; + IR(SCI1,RXI1) = 0U; + IR(SCI1,ERI1) = 0U; + IEN(SCI1,TXI1) = 1U; + IEN(SCI1,TEI1) = 1U; + IEN(SCI1,RXI1) = 1U; + IEN(SCI1,ERI1) = 1U; +} +/*********************************************************************************************************************** +* Function Name: R_SCI1_Stop +* Description : This function stops the SCI1. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_SCI1_Stop(void) +{ + /* Set TXD1 pin */ + PORT1.PMR.BYTE &= 0xBFU; + + SCI1.SCR.BYTE &= 0xCF; /* Disable serial transmit and receive */ + SCI1.SCR.BIT.TIE = 0U; /* Disable TXI interrupt */ + SCI1.SCR.BIT.RIE = 0U; /* Disable RXI and ERI interrupt */ + IR(SCI1,TXI1) = 0U; + IEN(SCI1,TXI1) = 0U; + IR(SCI1,TEI1) = 0U; + IEN(SCI1,TEI1) = 0U; + IR(SCI1,RXI1) = 0U; + IEN(SCI1,RXI1) = 0U; + IR(SCI1,ERI1) = 0U; + IEN(SCI1,ERI1) = 0U; +} +/*********************************************************************************************************************** +* Function Name: R_SCI1_Serial_Receive +* Description : This function receives SCI1 data. +* Arguments : rx_buf - +* receive buffer pointer (Not used when receive data handled by DTC) +* rx_num - +* buffer size +* Return Value : status - +* MD_OK or MD_ARGERROR +***********************************************************************************************************************/ +MD_STATUS R_SCI1_Serial_Receive(uint8_t * const rx_buf, uint16_t rx_num) +{ + MD_STATUS status = MD_OK; + + if (rx_num < 1U) + { + status = MD_ARGERROR; + } + else + { + g_sci1_rx_count = 0U; + g_sci1_rx_length = rx_num; + gp_sci1_rx_address = rx_buf; + SCI1.SCR.BIT.RIE = 1U; + SCI1.SCR.BIT.RE = 1U; + } + + return (status); +} +/*********************************************************************************************************************** +* Function Name: R_SCI1_Serial_Send +* Description : This function transmits SCI1 data. +* Arguments : tx_buf - +* transfer buffer pointer (Not used when transmit data handled by DTC) +* tx_num - +* buffer size +* Return Value : status - +* MD_OK or MD_ARGERROR +***********************************************************************************************************************/ +MD_STATUS R_SCI1_Serial_Send(uint8_t * const tx_buf, uint16_t tx_num) +{ + MD_STATUS status = MD_OK; + + if (tx_num < 1U) + { + status = MD_ARGERROR; + } + else + { + gp_sci1_tx_address = tx_buf; + g_sci1_tx_count = tx_num; + /* Set TXD1 pin */ + PORT1.PMR.BYTE |= 0x40U; + SCI1.SCR.BIT.TIE = 1U; + SCI1.SCR.BIT.TE = 1U; + } + + return (status); +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.h new file mode 100644 index 000000000..e71ca6b83 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.h @@ -0,0 +1,307 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sci.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for SCI module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef SCI_H +#define SCI_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ + +/* + Serial mode register (SMR) +*/ +/* Clock select (CKS) */ +#define _00_SCI_CLOCK_PCLK (0x00U) /* PCLK */ +#define _01_SCI_CLOCK_PCLK_4 (0x01U) /* PCLK/4 */ +#define _02_SCI_CLOCK_PCLK_16 (0x02U) /* PCLK/16 */ +#define _03_SCI_CLOCK_PCLK_64 (0x03U) /* PCLK/64 */ +/* Multi-processor Mode (MP) */ +#define _00_SCI_MULTI_PROCESSOR_DISABLE (0x00U) /* Disable multiprocessor mode */ +#define _04_SCI_MULTI_PROCESSOR_ENABLE (0x04U) /* Enable multiprocessor mode */ +/* Stop bit length (STOP) */ +#define _00_SCI_STOP_1 (0x00U) /* 1 stop bit length */ +#define _08_SCI_STOP_2 (0x08U) /* 2 stop bits length */ +/* Parity mode (PM) */ +#define _00_SCI_PARITY_EVEN (0x00U) /* Parity even */ +#define _10_SCI_PARITY_ODD (0x10U) /* Parity odd */ +/* Parity enable (PE) */ +#define _00_SCI_PARITY_DISABLE (0x00U) /* Parity disable */ +#define _20_SCI_PARITY_ENABLE (0x20U) /* Parity enable */ +/* Character length (CHR) */ +#define _00_SCI_DATA_LENGTH_8 (0x00U) /* Data length 8 bits */ +#define _40_SCI_DATA_LENGTH_7 (0x40U) /* Data length 7 bits */ +/* Communications mode (CM) */ +#define _00_SCI_ASYNCHRONOUS_MODE (0x00U) /* Asynchronous mode */ +#define _80_SCI_CLOCK_SYNCHRONOUS_MODE (0x80U) /* Clock synchronous mode */ +/* Base clock pulse (BCP) */ +#define _00_SCI_32_93_CLOCK_CYCLES (0x00U) /* 32 or 93 clock cycles */ +#define _04_SCI_64_128_CLOCK_CYCLES (0x04U) /* 64 or 128 clock cycles */ +#define _08_SCI_186_372_CLOCK_CYCLES (0x08U) /* 186 or 372 clock cycles */ +#define _0C_SCI_256_512_CLOCK_CYCLES (0x0CU) /* 256 or 512 clock cycles */ +/* Block transfer mode (BLK) */ +#define _00_SCI_BLK_TRANSFER_DISABLE (0x00U) /* Block transfer disable */ +#define _40_SCI_BLK_TRANSFER_ENABLE (0x40U) /* Block transfer enable */ +/* GSM mode (GSM) */ +#define _00_SCI_GSM_DISABLE (0x00U) /* Normal mode operation */ +#define _80_SCI_GSM_ENABLE (0x80U) /* GSM mode operation */ + +/* + Serial control register (SCR) +*/ +/* Clock enable (CKE) */ +#define _00_SCI_INTERNAL_SCK_UNUSED (0x00U) /* Internal clock selected, SCK pin unused */ +#define _01_SCI_INTERNAL_SCK_OUTPUT (0x01U) /* Internal clock selected, SCK pin as clock output */ +#define _02_SCI_EXTERNAL (0x02U) /* External clock selected */ +#define _03_SCI_EXTERNAL (0x03U) /* External clock selected */ +/* Transmit end interrupt enable (TEIE) */ +#define _00_SCI_TEI_INTERRUPT_DISABLE (0x00U) /* TEI interrupt request disable */ +#define _04_SCI_TEI_INTERRUPT_ENABLE (0x04U) /* TEI interrupt request enable */ +/* Multi-processor interrupt enable (MPIE) */ +#define _00_SCI_MP_INTERRUPT_NORMAL (0x00U) /* Normal reception */ +#define _08_SCI_MP_INTERRUPT_SPECIAL (0x08U) /* Multi-processor ID reception */ +/* Receive enable (RE) */ +#define _00_SCI_RECEIVE_DISABLE (0x00U) /* Disable receive mode */ +#define _10_SCI_RECEIVE_ENABLE (0x10U) /* Enable receive mode */ +/* Transmit enable (TE) */ +#define _00_SCI_TRANSMIT_DISABLE (0x00U) /* Disable transmit mode */ +#define _20_SCI_TRANSMIT_ENABLE (0x20U) /* Enable transmit mode */ +/* Receive interrupt enable (RIE) */ +#define _00_SCI_RXI_ERI_DISABLE (0x00U) /* Disable RXI and ERI interrupt requests */ +#define _40_SCI_RXI_ERI_ENABLE (0x40U) /* Enable RXI and ERI interrupt requests */ +/* Transmit interrupt enable (TIE) */ +#define _00_SCI_TXI_DISABLE (0x00U) /* Disable TXI interrupt requests */ +#define _80_SCI_TXI_ENABLE (0x80U) /* Enable TXI interrupt requests */ + +/* + Serial status register (SSR) +*/ +/* Multi-Processor bit transfer (MPBT) */ +#define _00_SCI_SET_DATA_TRANSFER (0x00U) /* Set data transmission cycles */ +#define _01_SCI_SET_ID_TRANSFER (0x01U) /* Set ID transmission cycles */ +/* Multi-Processor (MPB) */ +#define _00_SCI_DATA_TRANSFER (0x00U) /* In data transmission cycles */ +#define _02_SCI_ID_TRANSFER (0x02U) /* In ID transmission cycles */ +/* Transmit end flag (TEND) */ +#define _00_SCI_TRANSMITTING (0x00U) /* A character is being transmitted */ +#define _04_SCI_TRANSMIT_COMPLETE (0x04U) /* Character transfer has been completed */ +/* Parity error flag (PER) */ +#define _08_SCI_PARITY_ERROR (0x08U) /* A parity error has occurred */ +/* Framing error flag (FER) */ +#define _10_SCI_FRAME_ERROR (0x10U) /* A framing error has occurred */ +/* Overrun error flag (ORER) */ +#define _20_SCI_OVERRUN_ERROR (0x20U) /* An overrun error has occurred */ + +/* + Smart card mode register (SCMR) +*/ +/* Smart card interface mode select (SMIF) */ +#define _00_SCI_SERIAL_MODE (0x00U) /* Serial communications interface mode */ +#define _01_SCI_SMART_CARD_MODE (0x01U) /* Smart card interface mode */ +/* Transmitted / received data invert (SINV) */ +#define _00_SCI_DATA_INVERT_NONE (0x00U) /* Data is not inverted */ +#define _04_SCI_DATA_INVERTED (0x04U) /* Data is inverted */ +/* Transmitted / received data transfer direction (SDIR) */ +#define _00_SCI_DATA_LSB_FIRST (0x00U) /* Transfer data LSB first */ +#define _08_SCI_DATA_MSB_FIRST (0x08U) /* Transfer data MSB first */ +/* Base clock pulse 2 (BCP2) */ +#define _00_SCI_93_128_186_512_CLK (0x00U) /* 93, 128, 186, or 512 clock cycles */ +#define _80_SCI_32_64_256_372_CLK (0x80U) /* 32, 64, 256, or 372 clock cycles */ +#define _72_SCI_SCMR_DEFAULT (0x72U) /* Write default value of SCMR */ + +/* + Serial extended mode register (SEMR) +*/ +/* Asynchronous Mode Clock Source Select (ACS0) */ +#define _00_SCI_ASYNC_SOURCE_EXTERNAL (0x00U) /* External clock input */ +#define _01_SCI_ASYNC_SOURCE_TMR (0x01U) /* Logical AND of two clock cycles output from TMR */ +/* Asynchronous mode base clock select (ABCS) */ +#define _00_SCI_16_BASE_CLOCK (0x00U) /* Selects 16 base clock cycles for 1 bit period */ +#define _10_SCI_8_BASE_CLOCK (0x10U) /* Selects 8 base clock cycles for 1 bit period */ +/* Digital noise filter function enable (NFEN) */ +#define _00_SCI_NOISE_FILTER_DISABLE (0x00U) /* Noise filter is disabled */ +#define _20_SCI_NOISE_FILTER_ENABLE (0x20U) /* Noise filter is enabled */ +/* Asynchronous start bit edge detections select (RXDESEL) */ +#define _00_SCI_LOW_LEVEL_START_BIT (0x00U) /* Low level on RXDn pin selected as start bit */ +#define _80_SCI_FALLING_EDGE_START_BIT (0x80U) /* Falling edge on RXDn pin selected as start bit */ + +/* + Noise filter setting register (SNFR) +*/ +/* Noise filter clock select (NFCS) */ +#define _00_SCI_ASYNC_DIV_1 (0x00U) /* Clock signal divided by 1 is used with the noise filter */ +#define _01_SCI_IIC_DIV_1 (0x01U) /* Clock signal divided by 1 is used with the noise filter */ +#define _02_SCI_IIC_DIV_2 (0x02U) /* Clock signal divided by 2 is used with the noise filter */ +#define _03_SCI_IIC_DIV_4 (0x03U) /* Clock signal divided by 4 is used with the noise filter */ +#define _04_SCI_IIC_DIV_8 (0x04U) /* Clock signal divided by 8 is used with the noise filter */ + +/* + I2C mode register 1 (SIMR1) +*/ +/* Simple IIC mode select (IICM) */ +#define _00_SCI_SERIAL_SMART_CARD_MODE (0x00U) /* Serial or smart card mode */ +#define _01_SCI_IIC_MODE (0x01U) /* Simple IIC mode */ + +/* + I2C mode register 2 (SIMR2) +*/ +/* IIC interrupt mode select (IICINTM) */ +#define _00_SCI_ACK_NACK_INTERRUPTS (0x00U) /* Use ACK/NACK interrupts */ +#define _01_SCI_RX_TX_INTERRUPTS (0x01U) /* Use reception/transmission interrupts */ +/* Clock synchronization (IICCSC) */ +#define _00_SCI_NO_SYNCHRONIZATION (0x00U) /* No synchronization with the clock signal */ +#define _02_SCI_SYNCHRONIZATION (0x02U) /* Synchronization with the clock signal */ +/* ACK transmission data (IICACKT) */ +#define _00_SCI_ACK_TRANSMISSION (0x00U) /* ACK transmission */ +#define _20_SCI_NACK_TRANSMISSION (0x20U) /* NACK transmission and reception of ACK/NACK */ + +/* + I2C mode register 3 (SIMR3) +*/ +/* Start condition generation (IICSTAREQ) */ +#define _00_SCI_START_CONDITION_OFF (0x00U) /* Start condition is not generated */ +#define _01_SCI_START_CONDITION_ON (0x01U) /* Start condition is generated */ +/* Restart condition generation (IICRSTAREQ) */ +#define _00_SCI_RESTART_CONDITION_OFF (0x00U) /* Restart condition is not generated */ +#define _02_SCI_RESTART_CONDITION_ON (0x02U) /* Restart condition is generated */ +/* Stop condition generation (IICSTPREQ) */ +#define _00_SCI_STOP_CONDITION_OFF (0x00U) /* Stop condition is not generated */ +#define _04_SCI_STOP_CONDITION_ON (0x04U) /* Stop condition is generated */ +/* Issuing of start, restart, or sstop condition completed flag (IICSTIF) */ +#define _00_SCI_CONDITION_GENERATED (0x00U) /* No requests to generate conditions/conditions generated */ +#define _08_SCI_GENERATION_COMPLETED (0x08U) /* All request generation has been completed */ +/* SSDA output select (IICSDAS) */ +#define _00_SCI_SSDA_DATA_OUTPUT (0x00U) /* SSDA output is serial data output */ +#define _10_SCI_SSDA_START_RESTART_STOP_CONDITION (0x10U) /* SSDA output generates start, restart or stop condition */ +#define _20_SCI_SSDA_LOW_LEVEL (0x20U) /* SSDA output low level */ +#define _30_SCI_SSDA_HIGH_IMPEDANCE (0x30U) /* SSDA output high impedance */ +/* SSCL output select (IICSCLS) */ +#define _00_SCI_SSCL_CLOCK_OUTPUT (0x00U) /* SSCL output is serial clock output */ +#define _40_SCI_SSCL_START_RESTART_STOP_CONDITION (0x40U) /* SSCL output generates start, restart or stop condition */ +#define _80_SCI_SSCL_LOW_LEVEL (0x80U) /* SSCL output low level */ +#define _C0_SCI_SSCL_HIGH_IMPEDANCE (0xC0U) /* SSCL output high impedance */ + +/* + I2C status register (SISR) +*/ +/* ACK reception data flag (IICACKR) */ +#define _00_SCI_ACK_RECEIVED (0x00U) /* ACK received */ +#define _01_SCI_NACK_RECEIVED (0x01U) /* NACK received */ + +/* + SPI mode register (SPMR) +*/ +/* SS pin function enable (SSE) */ +#define _00_SCI_SS_PIN_DISABLE (0x00U) /* SS pin function disabled */ +#define _01_SCI_SS_PIN_ENABLE (0x01U) /* SS pin function enabled */ +/* CTS enable (CTSE) */ +#define _00_SCI_RTS (0x00U) /* RTS function is enabled */ +#define _02_SCI_CTS (0x02U) /* CTS function is disabled */ +/* Master slave select (MSS) */ +#define _00_SCI_SPI_MASTER (0x00U) /* Master mode */ +#define _04_SCI_SPI_SLAVE (0x04U) /* Slave mode */ +/* Mode fault flag (MFF) */ +#define _00_SCI_NO_MODE_FAULT (0x00U) /* No mode fault */ +#define _10_SCI_MODE_FAULT (0x10U) /* Mode fault */ +/* Clock polarity select (CKPOL) */ +#define _00_SCI_CLOCK_NOT_INVERTED (0x00U) /* Clock polarity is not inverted */ +#define _40_SCI_CLOCK_INVERTED (0x40U) /* Clock polarity is inverted */ +/* Clock phase select (CKPH) */ +#define _00_SCI_CLOCK_NOT_DELAYED (0x00U) /* Clock is not delayed */ +#define _80_SCI_CLOCK_DELAYED (0x80U) /* Clock is delayed */ + +/* + Interrupt Source Priority Register n (IPRn) +*/ +/* Interrupt Priority Level Select (IPR[3:0]) */ +#define _00_SCI_PRIORITY_LEVEL0 (0x00U) /* Level 0 (interrupt disabled) */ +#define _01_SCI_PRIORITY_LEVEL1 (0x01U) /* Level 1 */ +#define _02_SCI_PRIORITY_LEVEL2 (0x02U) /* Level 2 */ +#define _03_SCI_PRIORITY_LEVEL3 (0x03U) /* Level 3 */ +#define _04_SCI_PRIORITY_LEVEL4 (0x04U) /* Level 4 */ +#define _05_SCI_PRIORITY_LEVEL5 (0x05U) /* Level 5 */ +#define _06_SCI_PRIORITY_LEVEL6 (0x06U) /* Level 6 */ +#define _07_SCI_PRIORITY_LEVEL7 (0x07U) /* Level 7 */ +#define _08_SCI_PRIORITY_LEVEL8 (0x08U) /* Level 8 */ +#define _09_SCI_PRIORITY_LEVEL9 (0x09U) /* Level 9 */ +#define _0A_SCI_PRIORITY_LEVEL10 (0x0AU) /* Level 10 */ +#define _0B_SCI_PRIORITY_LEVEL11 (0x0BU) /* Level 11 */ +#define _0C_SCI_PRIORITY_LEVEL12 (0x0CU) /* Level 12 */ +#define _0D_SCI_PRIORITY_LEVEL13 (0x0DU) /* Level 13 */ +#define _0E_SCI_PRIORITY_LEVEL14 (0x0EU) /* Level 14 */ +#define _0F_SCI_PRIORITY_LEVEL15 (0x0FU) /* Level 15 (highest) */ + +/* + Transfer status control value +*/ +/* Simple IIC Transmit Receive Flag */ +#define _80_SCI_IIC_TRANSMISSION (0x80U) +#define _00_SCI_IIC_RECEPTION (0x00U) +/* Simple IIC Start Stop Flag */ +#define _80_SCI_IIC_START_CYCLE (0x80U) +#define _00_SCI_IIC_STOP_CYCLE (0x00U) +/* Multiprocessor Asynchronous Communication Flag */ +#define _80_SCI_ID_TRANSMISSION_CYCLE (0x80U) +#define _00_SCI_DATA_TRANSMISSION_CYCLE (0x00U) + + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +void R_SCI1_Create(void); +void R_SCI1_Start(void); +void R_SCI1_Stop(void); +MD_STATUS R_SCI1_Serial_Send(uint8_t * const tx_buf, uint16_t tx_num); +MD_STATUS R_SCI1_Serial_Receive(uint8_t * const rx_buf, uint16_t rx_num); +static void r_sci1_callback_transmitend(void); +static void r_sci1_callback_receiveend(void); +static void r_sci1_callback_receiveerror(void); + +/* Start user code for function. Do not edit comment generated here */ + +/* Some of the code in this file is generated using "Code Generator" for e2 studio. + * Warnings exist in this module. */ + +/* Exported functions used to transmit a number of bytes and wait for completion */ +MD_STATUS R_SCI1_AsyncTransmit (uint8_t * const tx_buf, const uint16_t tx_num); + +/* Character is used to receive key presses from PC terminal */ +extern uint8_t g_rx_char; + +/* Flag used to control transmission to PC terminal */ +extern volatile uint8_t g_tx_flag; + +/* End user code. Do not edit comment generated here */ +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci_user.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci_user.c new file mode 100644 index 000000000..aec0de101 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci_user.c @@ -0,0 +1,252 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sci_user.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for SCI module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_sci.h" +/* Start user code for include. Do not edit comment generated here */ +#include "rskrx113def.h" +//_RB_#include "r_cg_cmt.h" +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +extern uint8_t * gp_sci1_tx_address; /* SCI1 send buffer address */ +extern uint16_t g_sci1_tx_count; /* SCI1 send data number */ +extern uint8_t * gp_sci1_rx_address; /* SCI1 receive buffer address */ +extern uint16_t g_sci1_rx_count; /* SCI1 receive data number */ +extern uint16_t g_sci1_rx_length; /* SCI1 receive data length */ +/* Start user code for global. Do not edit comment generated here */ + +/* Global used to receive a character from the PC terminal */ +uint8_t g_rx_char; + +/* Flag used to control transmission to PC terminal */ +volatile uint8_t g_tx_flag = FALSE; + +/* Flag used locally to detect transmission complete */ +static volatile uint8_t sci1_txdone; + +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: r_sci1_transmit_interrupt +* Description : None +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +#if FAST_INTERRUPT_VECTOR == VECT_SCI1_TXI1 +#pragma interrupt r_sci1_transmit_interrupt(vect=VECT(SCI1,TXI1),fint) +#else +#pragma interrupt r_sci1_transmit_interrupt(vect=VECT(SCI1,TXI1)) +#endif +static void r_sci1_transmit_interrupt(void) +{ + if (g_sci1_tx_count > 0U) + { + SCI1.TDR = *gp_sci1_tx_address; + gp_sci1_tx_address++; + g_sci1_tx_count--; + } + else + { + SCI1.SCR.BIT.TIE = 0U; + SCI1.SCR.BIT.TEIE = 1U; + } +} +/*********************************************************************************************************************** +* Function Name: r_sci1_transmitend_interrupt +* Description : None +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +#if FAST_INTERRUPT_VECTOR == VECT_SCI1_TEI1 +#pragma interrupt r_sci1_transmitend_interrupt(vect=VECT(SCI1,TEI1),fint) +#else +#pragma interrupt r_sci1_transmitend_interrupt(vect=VECT(SCI1,TEI1)) +#endif +static void r_sci1_transmitend_interrupt(void) +{ + /* Set TXD1 pin */ + PORT1.PMR.BYTE &= 0xBFU; + SCI1.SCR.BIT.TIE = 0U; + SCI1.SCR.BIT.TE = 0U; + SCI1.SCR.BIT.TEIE = 0U; + + r_sci1_callback_transmitend(); +} +/*********************************************************************************************************************** +* Function Name: r_sci1_receive_interrupt +* Description : None +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +#if FAST_INTERRUPT_VECTOR == VECT_SCI1_RXI1 +#pragma interrupt r_sci1_receive_interrupt(vect=VECT(SCI1,RXI1),fint) +#else +#pragma interrupt r_sci1_receive_interrupt(vect=VECT(SCI1,RXI1)) +#endif +static void r_sci1_receive_interrupt(void) +{ + if (g_sci1_rx_length > g_sci1_rx_count) + { + *gp_sci1_rx_address = SCI1.RDR; + gp_sci1_rx_address++; + g_sci1_rx_count++; + + if (g_sci1_rx_length == g_sci1_rx_count) + { + r_sci1_callback_receiveend(); + } + } +} +/*********************************************************************************************************************** +* Function Name: r_sci1_receiveerror_interrupt +* Description : None +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +#if FAST_INTERRUPT_VECTOR == VECT_SCI1_ERI1 +#pragma interrupt r_sci1_receiveerror_interrupt(vect=VECT(SCI1,ERI1),fint) +#else +#pragma interrupt r_sci1_receiveerror_interrupt(vect=VECT(SCI1,ERI1)) +#endif +static void r_sci1_receiveerror_interrupt(void) +{ + uint8_t err_type; + + r_sci1_callback_receiveerror(); + + /* Clear overrun, framing and parity error flags */ + err_type = SCI1.SSR.BYTE; + SCI1.SSR.BYTE = err_type & 0xC7U; +} +/*********************************************************************************************************************** +* Function Name: r_sci1_callback_transmitend +* Description : This function is a callback function when SCI1 finishes transmission. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +static void r_sci1_callback_transmitend(void) +{ + /* Start user code. Do not edit comment generated here */ + sci1_txdone = TRUE; + + /* End user code. Do not edit comment generated here */ +} +/*********************************************************************************************************************** +* Function Name: r_sci1_callback_receiveend +* Description : This function is a callback function when SCI1 finishes reception. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +static void r_sci1_callback_receiveend(void) +{ + /* Start user code. Do not edit comment generated here */ + /* Check the contents of g_rx_char */ + if ('z' == g_rx_char) + { + /* Stop the timer used to control transmission to PC terminal*/ +//_RB_ R_CMT0_Stop(); + + /* Turn off LED0 and turn on LED1 to indicate serial transmission + inactive */ + LED0 = LED_OFF; + LED1 = LED_ON; + } + else + { + /* Start the timer used to control transmission to PC terminal*/ +//_RB_ R_CMT0_Start(); + + /* Turn on LED0 and turn off LED1 to indicate serial transmission + active */ + LED0 = LED_ON; + LED1 = LED_OFF; + } + + /* Set up SCI1 receive buffer again */ + R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); + + /* End user code. Do not edit comment generated here */ +} +/*********************************************************************************************************************** +* Function Name: r_sci1_callback_receiveerror +* Description : This function is a callback function when SCI1 reception encounters error. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +static void r_sci1_callback_receiveerror(void) +{ + /* Start user code. Do not edit comment generated here */ + /* End user code. Do not edit comment generated here */ +} + +/* Start user code for adding. Do not edit comment generated here */ +/*********************************************************************************************************************** + * Function Name: R_SCI1_AsyncTransmit + * Description : This function sends SCI1 data and waits for the transmit end flag. + * Arguments : tx_buf - + * transfer buffer pointer + * tx_num - + * buffer size + * Return Value : status - + * MD_OK or MD_ARGERROR + ***********************************************************************************************************************/ +MD_STATUS R_SCI1_AsyncTransmit (uint8_t * const tx_buf, const uint16_t tx_num) +{ + MD_STATUS status = MD_OK; + + /* clear the flag before initiating a new transmission */ + sci1_txdone = FALSE; + + /* Send the data using the API */ + status = R_SCI1_Serial_Send(tx_buf, tx_num); + + /* Wait for the transmit end flag */ + while (FALSE == sci1_txdone) + { + /* Wait */ + } + return (status); +} +/*********************************************************************************************************************** + * End of function R_SCI1_AsyncTransmit + ***********************************************************************************************************************/ + +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_userdefine.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_userdefine.h new file mode 100644 index 000000000..d5e1b6ab8 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_userdefine.h @@ -0,0 +1,40 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_userdefine.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file includes user definition. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef _USER_DEF_H +#define _USER_DEF_H + +/*********************************************************************************************************************** +User definitions +***********************************************************************************************************************/ +#define FAST_INTERRUPT_VECTOR 0 + +/* Start user code for function. Do not edit comment generated here */ +#define TRUE (1) +#define FALSE (0) +/* End user code. Do not edit comment generated here */ +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/iodefine.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/iodefine.h new file mode 100644 index 000000000..9597b68ec --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/iodefine.h @@ -0,0 +1,11809 @@ +/***************************************************************/ +/* */ +/* PROJECT NAME : RTOSDemo */ +/* FILE : iodefine.h */ +/* DESCRIPTION : Definition of I/O Registers */ +/* CPU SERIES : RX100 */ +/* CPU TYPE : RX113 */ +/* */ +/* This file is generated by e2 studio. */ +/* */ +/***************************************************************/ + + + + +/********************************************************************************* +* +* Device : RX/RX100/RX113 +* +* File Name : iodefine.h +* +* Abstract : Definition of I/O Register. +* +* History : 0.4 (2013-11-18) [Hardware Manual Revision : 0.40] +* : 0.5 (2014-01-05) [Hardware Manual Revision : 0.50] +* : 1.0 (2014-07-22) [Hardware Manual Revision : 1.00] +* : 1.0A (2015-04-20) [Hardware Manual Revision : 1.02 + TU] +* +* NOTE : THIS IS A TYPICAL EXAMPLE. +* +* Copyright (C) 2015 (2013 - 2014) Renesas Electronics Corporation. +* +*********************************************************************************/ +/********************************************************************************/ +/* */ +/* DESCRIPTION : Definition of ICU Register */ +/* CPU TYPE : RX113 */ +/* */ +/* Usage : IR,DTCER,IER,IPR of ICU Register */ +/* The following IR, DTCE, IEN, IPR macro functions simplify usage. */ +/* The bit access operation is "Bit_Name(interrupt source,name)". */ +/* A part of the name can be omitted. */ +/* for example : */ +/* IR(MTU0,TGIA0) = 0; expands to : */ +/* ICU.IR[114].BIT.IR = 0; */ +/* */ +/* DTCE(ICU,IRQ0) = 1; expands to : */ +/* ICU.DTCER[64].BIT.DTCE = 1; */ +/* */ +/* IEN(CMT0,CMI0) = 1; expands to : */ +/* ICU.IER[0x03].BIT.IEN4 = 1; */ +/* */ +/* Usage : #pragma interrupt Function_Identifier(vect=**) */ +/* The number of vector is "(interrupt source, name)". */ +/* for example : */ +/* #pragma interrupt INT_IRQ0(vect=VECT(ICU,IRQ0)) expands to : */ +/* #pragma interrupt INT_IRQ0(vect=64) */ +/* #pragma interrupt INT_CMT0_CMI0(vect=VECT(CMT0,CMI0)) expands to : */ +/* #pragma interrupt INT_CMT0_CMI0(vect=28) */ +/* #pragma interrupt INT_MTU0_TGIA0(vect=VECT(MTU0,TGIA0)) expands to : */ +/* #pragma interrupt INT_MTU0_TGIA0(vect=114) */ +/* */ +/* Usage : MSTPCRA,MSTPCRB,MSTPCRC of SYSTEM Register */ +/* The bit access operation is "MSTP(name)". */ +/* The name that can be used is a macro name defined with "iodefine.h". */ +/* for example : */ +/* MSTP(TMR2) = 0; // TMR23,TMR2,TMR3 expands to : */ +/* SYSTEM.MSTPCRA.BIT.MSTPA4 = 0; */ +/* MSTP(SCI0) = 0; // SCI0,SMCI0 expands to : */ +/* SYSTEM.MSTPCRB.BIT.MSTPB31 = 0; */ +/* MSTP(MTU4) = 0; // MTU,MTU0,MTU1,MTU2,MTU3,MTU4,MTU5 expands to : */ +/* SYSTEM.MSTPCRA.BIT.MSTPA9 = 0; */ +/* MSTP(CMT3) = 0; // CMT2,CMT3 expands to : */ +/* SYSTEM.MSTPCRA.BIT.MSTPA14 = 0; */ +/* */ +/* */ +/********************************************************************************/ +#ifndef __RX113IODEFINE_HEADER__ +#define __RX113IODEFINE_HEADER__ + +#pragma pack(4) + +struct st_bsc { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char STSCLR : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char STSCLR : 1; +#endif + } BIT; + } BERCLR; + char wk0[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IGAEN : 1; + unsigned char TOEN : 1; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char TOEN : 1; + unsigned char IGAEN : 1; +#endif + } BIT; + } BEREN; + char wk1[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IA : 1; + unsigned char TO : 1; + unsigned char : 2; + unsigned char MST : 3; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char MST : 3; + unsigned char : 2; + unsigned char TO : 1; + unsigned char IA : 1; +#endif + } BIT; + } BERSR1; + char wk2[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 3; + unsigned short ADDR : 13; +#else + unsigned short ADDR : 13; + unsigned short : 3; +#endif + } BIT; + } BERSR2; + char wk3[4]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short BPRA : 2; + unsigned short BPRO : 2; + unsigned short BPIB : 2; + unsigned short BPGB : 2; + unsigned short : 2; + unsigned short BPFB : 2; + unsigned short : 4; +#else + unsigned short : 4; + unsigned short BPFB : 2; + unsigned short : 2; + unsigned short BPGB : 2; + unsigned short BPIB : 2; + unsigned short BPRO : 2; + unsigned short BPRA : 2; +#endif + } BIT; + } BUSPRI; +}; + +struct st_cac { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CFME : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char CFME : 1; +#endif + } BIT; + } CACR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CACREFE : 1; + unsigned char FMCS : 3; + unsigned char TCSS : 2; + unsigned char EDGES : 2; +#else + unsigned char EDGES : 2; + unsigned char TCSS : 2; + unsigned char FMCS : 3; + unsigned char CACREFE : 1; +#endif + } BIT; + } CACR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char RPS : 1; + unsigned char RSCS : 3; + unsigned char RCDS : 2; + unsigned char DFS : 2; +#else + unsigned char DFS : 2; + unsigned char RCDS : 2; + unsigned char RSCS : 3; + unsigned char RPS : 1; +#endif + } BIT; + } CACR2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char FERRIE : 1; + unsigned char MENDIE : 1; + unsigned char OVFIE : 1; + unsigned char : 1; + unsigned char FERRFCL : 1; + unsigned char MENDFCL : 1; + unsigned char OVFFCL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char OVFFCL : 1; + unsigned char MENDFCL : 1; + unsigned char FERRFCL : 1; + unsigned char : 1; + unsigned char OVFIE : 1; + unsigned char MENDIE : 1; + unsigned char FERRIE : 1; +#endif + } BIT; + } CAICR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char FERRF : 1; + unsigned char MENDF : 1; + unsigned char OVFF : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char OVFF : 1; + unsigned char MENDF : 1; + unsigned char FERRF : 1; +#endif + } BIT; + } CASTR; + char wk0[1]; + unsigned short CAULVR; + unsigned short CALLVR; + unsigned short CACNTBR; +}; + +struct st_cmpb { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CPB0INI : 1; + unsigned char : 3; + unsigned char CPB1INI : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char CPB1INI : 1; + unsigned char : 3; + unsigned char CPB0INI : 1; +#endif + } BIT; + } CPBCNT1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CPB0WCP : 1; + unsigned char : 3; + unsigned char CPB1WCP : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char CPB1WCP : 1; + unsigned char : 3; + unsigned char CPB0WCP : 1; +#endif + } BIT; + } CPBCNT2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 3; + unsigned char CPB0OUT : 1; + unsigned char : 3; + unsigned char CPB1OUT : 1; +#else + unsigned char CPB1OUT : 1; + unsigned char : 3; + unsigned char CPB0OUT : 1; + unsigned char : 3; +#endif + } BIT; + } CPBFLG; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CPB0INTEN : 1; + unsigned char CPB0INTEG : 1; + unsigned char CPB0INTPL : 1; + unsigned char : 1; + unsigned char CPB1INTEN : 1; + unsigned char CPB1INTEG : 1; + unsigned char CPB1INTPL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char CPB1INTPL : 1; + unsigned char CPB1INTEG : 1; + unsigned char CPB1INTEN : 1; + unsigned char : 1; + unsigned char CPB0INTPL : 1; + unsigned char CPB0INTEG : 1; + unsigned char CPB0INTEN : 1; +#endif + } BIT; + } CPBINT; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CPB0FEN : 1; + unsigned char : 1; + unsigned char CPB0F : 2; + unsigned char CPB1FEN : 1; + unsigned char : 1; + unsigned char CPB1F : 2; +#else + unsigned char CPB1F : 2; + unsigned char : 1; + unsigned char CPB1FEN : 1; + unsigned char CPB0F : 2; + unsigned char : 1; + unsigned char CPB0FEN : 1; +#endif + } BIT; + } CPBF; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CPBSPDMD : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char CPBSPDMD : 1; +#endif + } BIT; + } CPBMD; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CPB0VRF : 1; + unsigned char : 3; + unsigned char CPB1VRF : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char CPB1VRF : 1; + unsigned char : 3; + unsigned char CPB0VRF : 1; +#endif + } BIT; + } CPBREF; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CPB0OE : 1; + unsigned char CPB0OP : 1; + unsigned char : 2; + unsigned char CPB1OE : 1; + unsigned char CPB1OP : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char CPB1OP : 1; + unsigned char CPB1OE : 1; + unsigned char : 2; + unsigned char CPB0OP : 1; + unsigned char CPB0OE : 1; +#endif + } BIT; + } CPBOCR; +}; + +struct st_cmt { + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short STR0 : 1; + unsigned short STR1 : 1; + unsigned short : 14; +#else + unsigned short : 14; + unsigned short STR1 : 1; + unsigned short STR0 : 1; +#endif + } BIT; + } CMSTR0; + char wk0[14]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short STR2 : 1; + unsigned short STR3 : 1; + unsigned short : 14; +#else + unsigned short : 14; + unsigned short STR3 : 1; + unsigned short STR2 : 1; +#endif + } BIT; + } CMSTR1; +}; + +struct st_cmt0 { + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CKS : 2; + unsigned short : 4; + unsigned short CMIE : 1; + unsigned short : 9; +#else + unsigned short : 9; + unsigned short CMIE : 1; + unsigned short : 4; + unsigned short CKS : 2; +#endif + } BIT; + } CMCR; + unsigned short CMCNT; + unsigned short CMCOR; +}; + +struct st_crc { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char GPS : 2; + unsigned char LMS : 1; + unsigned char : 4; + unsigned char DORCLR : 1; +#else + unsigned char DORCLR : 1; + unsigned char : 4; + unsigned char LMS : 1; + unsigned char GPS : 2; +#endif + } BIT; + } CRCCR; + unsigned char CRCDIR; + unsigned short CRCDOR; +}; + +struct st_ctsu { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUSTRT : 1; + unsigned char CTSUCAP : 1; + unsigned char CTSUSNZ : 1; + unsigned char : 1; + unsigned char CTSUINIT : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char CTSUINIT : 1; + unsigned char : 1; + unsigned char CTSUSNZ : 1; + unsigned char CTSUCAP : 1; + unsigned char CTSUSTRT : 1; +#endif + } BIT; + } CTSUCR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUPON : 1; + unsigned char CTSUCSW : 1; + unsigned char CTSUATUNE0 : 1; + unsigned char CTSUATUNE1 : 1; + unsigned char CTSUCLK : 2; + unsigned char CTSUMD : 2; +#else + unsigned char CTSUMD : 2; + unsigned char CTSUCLK : 2; + unsigned char CTSUATUNE1 : 1; + unsigned char CTSUATUNE0 : 1; + unsigned char CTSUCSW : 1; + unsigned char CTSUPON : 1; +#endif + } BIT; + } CTSUCR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUPRRATIO : 4; + unsigned char CTSUPRMODE : 2; + unsigned char CTSUSOFF : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char CTSUSOFF : 1; + unsigned char CTSUPRMODE : 2; + unsigned char CTSUPRRATIO : 4; +#endif + } BIT; + } CTSUSDPRS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUSST : 8; +#else + unsigned char CTSUSST : 8; +#endif + } BIT; + } CTSUSST; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUMCH0 : 4; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char CTSUMCH0 : 4; +#endif + } BIT; + } CTSUMCH0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUMCH1 : 4; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char CTSUMCH1 : 4; +#endif + } BIT; + } CTSUMCH1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUCHAC00 : 1; + unsigned char CTSUCHAC01 : 1; + unsigned char CTSUCHAC02 : 1; + unsigned char CTSUCHAC03 : 1; + unsigned char CTSUCHAC04 : 1; + unsigned char CTSUCHAC05 : 1; + unsigned char CTSUCHAC06 : 1; + unsigned char CTSUCHAC07 : 1; +#else + unsigned char CTSUCHAC07 : 1; + unsigned char CTSUCHAC06 : 1; + unsigned char CTSUCHAC05 : 1; + unsigned char CTSUCHAC04 : 1; + unsigned char CTSUCHAC03 : 1; + unsigned char CTSUCHAC02 : 1; + unsigned char CTSUCHAC01 : 1; + unsigned char CTSUCHAC00 : 1; +#endif + } BIT; + } CTSUCHAC0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUCHAC10 : 1; + unsigned char CTSUCHAC11 : 1; + unsigned char CTSUCHAC12 : 1; + unsigned char CTSUCHAC13 : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char CTSUCHAC13 : 1; + unsigned char CTSUCHAC12 : 1; + unsigned char CTSUCHAC11 : 1; + unsigned char CTSUCHAC10 : 1; +#endif + } BIT; + } CTSUCHAC1; + char wk0[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUCHTRC00 : 1; + unsigned char CTSUCHTRC01 : 1; + unsigned char CTSUCHTRC02 : 1; + unsigned char CTSUCHTRC03 : 1; + unsigned char CTSUCHTRC04 : 1; + unsigned char CTSUCHTRC05 : 1; + unsigned char CTSUCHTRC06 : 1; + unsigned char CTSUCHTRC07 : 1; +#else + unsigned char CTSUCHTRC07 : 1; + unsigned char CTSUCHTRC06 : 1; + unsigned char CTSUCHTRC05 : 1; + unsigned char CTSUCHTRC04 : 1; + unsigned char CTSUCHTRC03 : 1; + unsigned char CTSUCHTRC02 : 1; + unsigned char CTSUCHTRC01 : 1; + unsigned char CTSUCHTRC00 : 1; +#endif + } BIT; + } CTSUCHTRC0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUCHTRC10 : 1; + unsigned char CTSUCHTRC11 : 1; + unsigned char CTSUCHTRC12 : 1; + unsigned char CTSUCHTRC13 : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char CTSUCHTRC13 : 1; + unsigned char CTSUCHTRC12 : 1; + unsigned char CTSUCHTRC11 : 1; + unsigned char CTSUCHTRC10 : 1; +#endif + } BIT; + } CTSUCHTRC1; + char wk1[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUSSMOD : 2; + unsigned char : 2; + unsigned char CTSUSSCNT : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char CTSUSSCNT : 2; + unsigned char : 2; + unsigned char CTSUSSMOD : 2; +#endif + } BIT; + } CTSUDCLKC; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CTSUSTC : 3; + unsigned char : 1; + unsigned char CTSUDTSR : 1; + unsigned char CTSUSOVF : 1; + unsigned char CTSUROVF : 1; + unsigned char CTSUPS : 1; +#else + unsigned char CTSUPS : 1; + unsigned char CTSUROVF : 1; + unsigned char CTSUSOVF : 1; + unsigned char CTSUDTSR : 1; + unsigned char : 1; + unsigned char CTSUSTC : 3; +#endif + } BIT; + } CTSUST; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short CTSUSSDIV : 4; + unsigned short : 4; +#else + unsigned short : 4; + unsigned short CTSUSSDIV : 4; + unsigned short : 8; +#endif + } BIT; + } CTSUSSC; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CTSUSO : 10; + unsigned short CTSUSNUM : 6; +#else + unsigned short CTSUSNUM : 6; + unsigned short CTSUSO : 10; +#endif + } BIT; + } CTSUSO0; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CTSURICOA : 8; + unsigned short CTSUSDPA : 5; + unsigned short CTSUICOG : 2; + unsigned short : 1; +#else + unsigned short : 1; + unsigned short CTSUICOG : 2; + unsigned short CTSUSDPA : 5; + unsigned short CTSURICOA : 8; +#endif + } BIT; + } CTSUSO1; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CTSUSC : 16; +#else + unsigned short CTSUSC : 16; +#endif + } BIT; + } CTSUSC; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CTSURC : 16; +#else + unsigned short CTSURC : 16; +#endif + } BIT; + } CTSURC; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 15; + unsigned short CTSUICOMP : 1; +#else + unsigned short CTSUICOMP : 1; + unsigned short : 15; +#endif + } BIT; + } CTSUERRS; +}; + +struct st_da { + unsigned short DADR0; + unsigned short DADR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char DAOE0 : 1; + unsigned char DAOE1 : 1; +#else + unsigned char DAOE1 : 1; + unsigned char DAOE0 : 1; + unsigned char : 6; +#endif + } BIT; + } DACR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char DPSEL : 1; +#else + unsigned char DPSEL : 1; + unsigned char : 7; +#endif + } BIT; + } DADPR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char DAADST : 1; +#else + unsigned char DAADST : 1; + unsigned char : 7; +#endif + } BIT; + } DAADSCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char REF : 3; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char REF : 3; +#endif + } BIT; + } DAVREFCR; +}; + +struct st_doc { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OMS : 2; + unsigned char DCSEL : 1; + unsigned char : 1; + unsigned char DOPCIE : 1; + unsigned char DOPCF : 1; + unsigned char DOPCFCL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char DOPCFCL : 1; + unsigned char DOPCF : 1; + unsigned char DOPCIE : 1; + unsigned char : 1; + unsigned char DCSEL : 1; + unsigned char OMS : 2; +#endif + } BIT; + } DOCR; + char wk0[1]; + unsigned short DODIR; + unsigned short DODSR; +}; + +struct st_dtc { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 4; + unsigned char RRS : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char RRS : 1; + unsigned char : 4; +#endif + } BIT; + } DTCCR; + char wk0[3]; + void *DTCVBR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SHORT : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char SHORT : 1; +#endif + } BIT; + } DTCADMOD; + char wk1[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char DTCST : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char DTCST : 1; +#endif + } BIT; + } DTCST; + char wk2[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short VECN : 8; + unsigned short : 7; + unsigned short ACT : 1; +#else + unsigned short ACT : 1; + unsigned short : 7; + unsigned short VECN : 8; +#endif + } BIT; + } DTCSTS; +}; + +struct st_elc { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ELCON : 1; +#else + unsigned char ELCON : 1; + unsigned char : 7; +#endif + } BIT; + } ELCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ELS : 8; +#else + unsigned char ELS : 8; +#endif + } BIT; + } ELSR[26]; + char wk0[4]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 2; + unsigned char MTU1MD : 2; + unsigned char MTU2MD : 2; + unsigned char MTU3MD : 2; +#else + unsigned char MTU3MD : 2; + unsigned char MTU2MD : 2; + unsigned char MTU1MD : 2; + unsigned char : 2; +#endif + } BIT; + } ELOPA; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MTU4MD : 2; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char MTU4MD : 2; +#endif + } BIT; + } ELOPB; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 2; + unsigned char CMT1MD : 2; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char CMT1MD : 2; + unsigned char : 2; +#endif + } BIT; + } ELOPC; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TMR0MD : 2; + unsigned char : 2; + unsigned char TMR2MD : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char TMR2MD : 2; + unsigned char : 2; + unsigned char TMR0MD : 2; +#endif + } BIT; + } ELOPD; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PGR0 : 1; + unsigned char PGR1 : 1; + unsigned char PGR2 : 1; + unsigned char PGR3 : 1; + unsigned char PGR4 : 1; + unsigned char PGR5 : 1; + unsigned char PGR6 : 1; + unsigned char PGR7 : 1; +#else + unsigned char PGR7 : 1; + unsigned char PGR6 : 1; + unsigned char PGR5 : 1; + unsigned char PGR4 : 1; + unsigned char PGR3 : 1; + unsigned char PGR2 : 1; + unsigned char PGR1 : 1; + unsigned char PGR0 : 1; +#endif + } BIT; + } PGR1; + char wk1[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PGCI : 2; + unsigned char PGCOVE : 1; + unsigned char : 1; + unsigned char PGCO : 3; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char PGCO : 3; + unsigned char : 1; + unsigned char PGCOVE : 1; + unsigned char PGCI : 2; +#endif + } BIT; + } PGC1; + char wk2[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PDBF0 : 1; + unsigned char PDBF1 : 1; + unsigned char PDBF2 : 1; + unsigned char PDBF3 : 1; + unsigned char PDBF4 : 1; + unsigned char PDBF5 : 1; + unsigned char PDBF6 : 1; + unsigned char PDBF7 : 1; +#else + unsigned char PDBF7 : 1; + unsigned char PDBF6 : 1; + unsigned char PDBF5 : 1; + unsigned char PDBF4 : 1; + unsigned char PDBF3 : 1; + unsigned char PDBF2 : 1; + unsigned char PDBF1 : 1; + unsigned char PDBF0 : 1; +#endif + } BIT; + } PDBF1; + char wk3[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSB : 3; + unsigned char PSP : 2; + unsigned char PSM : 2; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char PSM : 2; + unsigned char PSP : 2; + unsigned char PSB : 3; +#endif + } BIT; + } PEL0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSB : 3; + unsigned char PSP : 2; + unsigned char PSM : 2; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char PSM : 2; + unsigned char PSP : 2; + unsigned char PSB : 3; +#endif + } BIT; + } PEL1; + char wk4[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SEG : 1; + unsigned char : 5; + unsigned char WE : 1; + unsigned char WI : 1; +#else + unsigned char WI : 1; + unsigned char WE : 1; + unsigned char : 5; + unsigned char SEG : 1; +#endif + } BIT; + } ELSEGR; +}; + +struct st_flash { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char DFLEN : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char DFLEN : 1; +#endif + } BIT; + } DFLCTL; + char wk0[31]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short SASMF : 1; + unsigned short : 7; +#else + unsigned short : 7; + unsigned short SASMF : 1; + unsigned short : 8; +#endif + } BIT; + } FSCMR; + unsigned short FAWSMR; + unsigned short FAWEMR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PCKA : 5; + unsigned char : 1; + unsigned char SAS : 2; +#else + unsigned char SAS : 2; + unsigned char : 1; + unsigned char PCKA : 5; +#endif + } BIT; + } FISR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CMD : 3; + unsigned char : 4; + unsigned char OPST : 1; +#else + unsigned char OPST : 1; + unsigned char : 4; + unsigned char CMD : 3; +#endif + } BIT; + } FEXCR; + unsigned short FEAML; +// char wk1[1]; + unsigned char FEAMH; + char wk2[5]; + unsigned char FPR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PERR : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char PERR : 1; +#endif + } BIT; + } FPSR; + unsigned short FRBL; + unsigned short FRBH; + char wk3[16058]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 1; + unsigned char FMS0 : 1; + unsigned char : 1; + unsigned char RPDIS : 1; + unsigned char FMS1 : 1; + unsigned char : 1; + unsigned char LVPE : 1; + unsigned char FMS2 : 1; +#else + unsigned char FMS2 : 1; + unsigned char LVPE : 1; + unsigned char : 1; + unsigned char FMS1 : 1; + unsigned char RPDIS : 1; + unsigned char : 1; + unsigned char FMS0 : 1; + unsigned char : 1; +#endif + } BIT; + } FPMCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char EXS : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char EXS : 1; +#endif + } BIT; + } FASR; + unsigned short FSARL; +// char wk4[1]; + unsigned char FSARH; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CMD : 4; + unsigned char DRC : 1; + unsigned char : 1; + unsigned char STOP : 1; + unsigned char OPST : 1; +#else + unsigned char OPST : 1; + unsigned char STOP : 1; + unsigned char : 1; + unsigned char DRC : 1; + unsigned char CMD : 4; +#endif + } BIT; + } FCR; + unsigned short FEARL; + unsigned char FEARH; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char FRESET : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char FRESET : 1; +#endif + } BIT; + } FRESETR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ERERR : 1; + unsigned char PRGERR : 1; + unsigned char : 1; + unsigned char BCERR : 1; + unsigned char ILGLERR : 1; + unsigned char EILGLERR : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char EILGLERR : 1; + unsigned char ILGLERR : 1; + unsigned char BCERR : 1; + unsigned char : 1; + unsigned char PRGERR : 1; + unsigned char ERERR : 1; +#endif + } BIT; + } FSTATR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 1; + unsigned char DRRDY : 1; + unsigned char : 4; + unsigned char FRDY : 1; + unsigned char EXRDY : 1; +#else + unsigned char EXRDY : 1; + unsigned char FRDY : 1; + unsigned char : 4; + unsigned char DRRDY : 1; + unsigned char : 1; +#endif + } BIT; + } FSTATR1; + unsigned short FWBL; + unsigned short FWBH; + char wk5[34]; + union { + unsigned short WORD; +// struct { +// unsigned short FEKEY:8; +// unsigned short FENTRYD:1; +// unsigned short :6; +// unsigned short FENTRY0:1; +// } BIT; + } FENTRYR; +}; + +struct st_icu { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IR : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char IR : 1; +#endif + } BIT; + } IR[250]; + char wk0[6]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char DTCE : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char DTCE : 1; +#endif + } BIT; + } DTCER[249]; + char wk1[7]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IEN0 : 1; + unsigned char IEN1 : 1; + unsigned char IEN2 : 1; + unsigned char IEN3 : 1; + unsigned char IEN4 : 1; + unsigned char IEN5 : 1; + unsigned char IEN6 : 1; + unsigned char IEN7 : 1; +#else + unsigned char IEN7 : 1; + unsigned char IEN6 : 1; + unsigned char IEN5 : 1; + unsigned char IEN4 : 1; + unsigned char IEN3 : 1; + unsigned char IEN2 : 1; + unsigned char IEN1 : 1; + unsigned char IEN0 : 1; +#endif + } BIT; + } IER[32]; + char wk2[192]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SWINT : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char SWINT : 1; +#endif + } BIT; + } SWINTR; + char wk3[15]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short FVCT : 8; + unsigned short : 7; + unsigned short FIEN : 1; +#else + unsigned short FIEN : 1; + unsigned short : 7; + unsigned short FVCT : 8; +#endif + } BIT; + } FIR; + char wk4[14]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IPR : 4; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char IPR : 4; +#endif + } BIT; + } IPR[250]; + char wk5[262]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 2; + unsigned char IRQMD : 2; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char IRQMD : 2; + unsigned char : 2; +#endif + } BIT; + } IRQCR[8]; + char wk6[8]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char FLTEN0 : 1; + unsigned char FLTEN1 : 1; + unsigned char FLTEN2 : 1; + unsigned char FLTEN3 : 1; + unsigned char FLTEN4 : 1; + unsigned char FLTEN5 : 1; + unsigned char FLTEN6 : 1; + unsigned char FLTEN7 : 1; +#else + unsigned char FLTEN7 : 1; + unsigned char FLTEN6 : 1; + unsigned char FLTEN5 : 1; + unsigned char FLTEN4 : 1; + unsigned char FLTEN3 : 1; + unsigned char FLTEN2 : 1; + unsigned char FLTEN1 : 1; + unsigned char FLTEN0 : 1; +#endif + } BIT; + } IRQFLTE0; + char wk7[3]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short FCLKSEL0 : 2; + unsigned short FCLKSEL1 : 2; + unsigned short FCLKSEL2 : 2; + unsigned short FCLKSEL3 : 2; + unsigned short FCLKSEL4 : 2; + unsigned short FCLKSEL5 : 2; + unsigned short FCLKSEL6 : 2; + unsigned short FCLKSEL7 : 2; +#else + unsigned short FCLKSEL7 : 2; + unsigned short FCLKSEL6 : 2; + unsigned short FCLKSEL5 : 2; + unsigned short FCLKSEL4 : 2; + unsigned short FCLKSEL3 : 2; + unsigned short FCLKSEL2 : 2; + unsigned short FCLKSEL1 : 2; + unsigned short FCLKSEL0 : 2; +#endif + } BIT; + } IRQFLTC0; + char wk8[106]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NMIST : 1; + unsigned char OSTST : 1; + unsigned char : 1; + unsigned char IWDTST : 1; + unsigned char LVD1ST : 1; + unsigned char LVD2ST : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char LVD2ST : 1; + unsigned char LVD1ST : 1; + unsigned char IWDTST : 1; + unsigned char : 1; + unsigned char OSTST : 1; + unsigned char NMIST : 1; +#endif + } BIT; + } NMISR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NMIEN : 1; + unsigned char OSTEN : 1; + unsigned char : 1; + unsigned char IWDTEN : 1; + unsigned char LVD1EN : 1; + unsigned char LVD2EN : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char LVD2EN : 1; + unsigned char LVD1EN : 1; + unsigned char IWDTEN : 1; + unsigned char : 1; + unsigned char OSTEN : 1; + unsigned char NMIEN : 1; +#endif + } BIT; + } NMIER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NMICLR : 1; + unsigned char OSTCLR : 1; + unsigned char : 1; + unsigned char IWDTCLR : 1; + unsigned char LVD1CLR : 1; + unsigned char LVD2CLR : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char LVD2CLR : 1; + unsigned char LVD1CLR : 1; + unsigned char IWDTCLR : 1; + unsigned char : 1; + unsigned char OSTCLR : 1; + unsigned char NMICLR : 1; +#endif + } BIT; + } NMICLR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 3; + unsigned char NMIMD : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char NMIMD : 1; + unsigned char : 3; +#endif + } BIT; + } NMICR; + char wk9[12]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFLTEN : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char NFLTEN : 1; +#endif + } BIT; + } NMIFLTE; + char wk10[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFCLKSEL : 2; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char NFCLKSEL : 2; +#endif + } BIT; + } NMIFLTC; +}; + +struct st_irda { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 2; + unsigned char IRRXINV : 1; + unsigned char IRTXINV : 1; + unsigned char IRCKS : 3; + unsigned char IRE : 1; +#else + unsigned char IRE : 1; + unsigned char IRCKS : 3; + unsigned char IRTXINV : 1; + unsigned char IRRXINV : 1; + unsigned char : 2; +#endif + } BIT; + } IRCR; +}; + +struct st_iwdt { + unsigned char IWDTRR; + char wk0[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short TOPS : 2; + unsigned short : 2; + unsigned short CKS : 4; + unsigned short RPES : 2; + unsigned short : 2; + unsigned short RPSS : 2; + unsigned short : 2; +#else + unsigned short : 2; + unsigned short RPSS : 2; + unsigned short : 2; + unsigned short RPES : 2; + unsigned short CKS : 4; + unsigned short : 2; + unsigned short TOPS : 2; +#endif + } BIT; + } IWDTCR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CNTVAL : 14; + unsigned short UNDFF : 1; + unsigned short REFEF : 1; +#else + unsigned short REFEF : 1; + unsigned short UNDFF : 1; + unsigned short CNTVAL : 14; +#endif + } BIT; + } IWDTSR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char RSTIRQS : 1; +#else + unsigned char RSTIRQS : 1; + unsigned char : 7; +#endif + } BIT; + } IWDTRCR; + char wk1[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char SLCSTP : 1; +#else + unsigned char SLCSTP : 1; + unsigned char : 7; +#endif + } BIT; + } IWDTCSTPR; +}; + +struct st_lcdc { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LBAS : 2; + unsigned char LDTY : 3; + unsigned char LWAVE : 1; + unsigned char MDSET : 2; +#else + unsigned char MDSET : 2; + unsigned char LWAVE : 1; + unsigned char LDTY : 3; + unsigned char LBAS : 2; +#endif + } BIT; + } LCDM0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LCDVLM : 1; + unsigned char : 2; + unsigned char LCDSEL : 1; + unsigned char BLON : 1; + unsigned char VLCON : 1; + unsigned char SCOC : 1; + unsigned char LCDON : 1; +#else + unsigned char LCDON : 1; + unsigned char SCOC : 1; + unsigned char VLCON : 1; + unsigned char BLON : 1; + unsigned char LCDSEL : 1; + unsigned char : 2; + unsigned char LCDVLM : 1; +#endif + } BIT; + } LCDM1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LCDC0 : 6; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char LCDC0 : 6; +#endif + } BIT; + } LCDC0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char VLCD : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char VLCD : 5; +#endif + } BIT; + } VLCD; + char wk0[60]; + unsigned char SEG00; + unsigned char SEG01; + unsigned char SEG02; + unsigned char SEG03; + unsigned char SEG04; + unsigned char SEG05; + unsigned char SEG06; + unsigned char SEG07; + unsigned char SEG08; + unsigned char SEG09; + unsigned char SEG10; + unsigned char SEG11; + unsigned char SEG12; + unsigned char SEG13; + unsigned char SEG14; + unsigned char SEG15; + unsigned char SEG16; + unsigned char SEG17; + unsigned char SEG18; + unsigned char SEG19; + unsigned char SEG20; + unsigned char SEG21; + unsigned char SEG22; + unsigned char SEG23; + unsigned char SEG24; + unsigned char SEG25; + unsigned char SEG26; + unsigned char SEG27; + unsigned char SEG28; + unsigned char SEG29; + unsigned char SEG30; + unsigned char SEG31; + unsigned char SEG32; + unsigned char SEG33; + unsigned char SEG34; + unsigned char SEG35; + unsigned char SEG36; + unsigned char SEG37; + unsigned char SEG38; + unsigned char SEG39; +}; + +struct st_lpt { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LPCNTPSSEL : 3; + unsigned char : 1; + unsigned char LPCNTCKSEL : 1; + unsigned char : 1; + unsigned char LPCMRE0 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char LPCMRE0 : 1; + unsigned char : 1; + unsigned char LPCNTCKSEL : 1; + unsigned char : 1; + unsigned char LPCNTPSSEL : 3; +#endif + } BIT; + } LPTCR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LPCNTSTP : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char LPCNTSTP : 1; +#endif + } BIT; + } LPTCR2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LPCNTEN : 1; + unsigned char LPCNTRST : 1; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char LPCNTRST : 1; + unsigned char LPCNTEN : 1; +#endif + } BIT; + } LPTCR3; + char wk0[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short LPCNTPRD : 16; +#else + unsigned short LPCNTPRD : 16; +#endif + } BIT; + } LPTPRD; + char wk1[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short LPCMR0 : 16; +#else + unsigned short LPCMR0 : 16; +#endif + } BIT; + } LPCMR0; + char wk2[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 15; + unsigned short LPWKUPEN : 1; +#else + unsigned short LPWKUPEN : 1; + unsigned short : 15; +#endif + } BIT; + } LPWUCR; +}; + +struct st_mpc { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char PFSWE : 1; + unsigned char B0WI : 1; +#else + unsigned char B0WI : 1; + unsigned char PFSWE : 1; + unsigned char : 6; +#endif + } BIT; + } PWPR; + char wk0[34]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P02PFS; + char wk1[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P04PFS; + char wk2[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P07PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P10PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P11PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P12PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P13PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P14PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P15PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P16PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P17PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P20PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P21PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P22PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P23PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P24PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P25PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P26PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P27PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P30PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P31PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P32PFS; + char wk3[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 6; +#endif + } BIT; + } P35PFS; + char wk4[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } P40PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } P41PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } P42PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } P43PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } P44PFS; + char wk5[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } P46PFS; + char wk6[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P50PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P51PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P52PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P53PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P54PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } P55PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } P56PFS; + char wk7[25]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } P90PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } P91PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } P92PFS; + char wk8[5]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PA0PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PA1PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PA2PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PA3PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PA4PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PA5PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PA6PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PA7PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PB0PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PB1PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PB2PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PB3PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PB4PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PB5PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PB6PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PB7PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PC0PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PC1PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PC2PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PC3PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PC4PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PC5PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PC6PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PC7PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PD0PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PD1PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PD2PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PD3PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PD4PFS; + char wk9[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PE0PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PE1PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PE2PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PE3PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PE4PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PE5PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PE6PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 1; + unsigned char ISEL : 1; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char ISEL : 1; + unsigned char : 1; + unsigned char PSEL : 5; +#endif + } BIT; + } PE7PFS; + char wk10[6]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PF6PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PF7PFS; + char wk11[16]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } PJ0PFS; + char wk12[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } PJ2PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PSEL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char PSEL : 5; +#endif + } BIT; + } PJ3PFS; + char wk13[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } PJ6PFS; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ASEL : 1; +#else + unsigned char ASEL : 1; + unsigned char : 7; +#endif + } BIT; + } PJ7PFS; +}; + +struct st_mtu { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OE3B : 1; + unsigned char OE4A : 1; + unsigned char OE4B : 1; + unsigned char OE3D : 1; + unsigned char OE4C : 1; + unsigned char OE4D : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char OE4D : 1; + unsigned char OE4C : 1; + unsigned char OE3D : 1; + unsigned char OE4B : 1; + unsigned char OE4A : 1; + unsigned char OE3B : 1; +#endif + } BIT; + } TOER; + char wk0[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char UF : 1; + unsigned char VF : 1; + unsigned char WF : 1; + unsigned char FB : 1; + unsigned char P : 1; + unsigned char N : 1; + unsigned char BDC : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char BDC : 1; + unsigned char N : 1; + unsigned char P : 1; + unsigned char FB : 1; + unsigned char WF : 1; + unsigned char VF : 1; + unsigned char UF : 1; +#endif + } BIT; + } TGCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OLSP : 1; + unsigned char OLSN : 1; + unsigned char TOCS : 1; + unsigned char TOCL : 1; + unsigned char : 2; + unsigned char PSYE : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char PSYE : 1; + unsigned char : 2; + unsigned char TOCL : 1; + unsigned char TOCS : 1; + unsigned char OLSN : 1; + unsigned char OLSP : 1; +#endif + } BIT; + } TOCR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OLS1P : 1; + unsigned char OLS1N : 1; + unsigned char OLS2P : 1; + unsigned char OLS2N : 1; + unsigned char OLS3P : 1; + unsigned char OLS3N : 1; + unsigned char BF : 2; +#else + unsigned char BF : 2; + unsigned char OLS3N : 1; + unsigned char OLS3P : 1; + unsigned char OLS2N : 1; + unsigned char OLS2P : 1; + unsigned char OLS1N : 1; + unsigned char OLS1P : 1; +#endif + } BIT; + } TOCR2; + char wk1[4]; + unsigned short TCDR; + unsigned short TDDR; + char wk2[8]; + unsigned short TCNTS; + unsigned short TCBR; + char wk3[12]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char T4VCOR : 3; + unsigned char T4VEN : 1; + unsigned char T3ACOR : 3; + unsigned char T3AEN : 1; +#else + unsigned char T3AEN : 1; + unsigned char T3ACOR : 3; + unsigned char T4VEN : 1; + unsigned char T4VCOR : 3; +#endif + } BIT; + } TITCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char T4VCNT : 3; + unsigned char : 1; + unsigned char T3ACNT : 3; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char T3ACNT : 3; + unsigned char : 1; + unsigned char T4VCNT : 3; +#endif + } BIT; + } TITCNT; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BTE : 2; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char BTE : 2; +#endif + } BIT; + } TBTER; + char wk4[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TDER : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char TDER : 1; +#endif + } BIT; + } TDER; + char wk5[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OLS1P : 1; + unsigned char OLS1N : 1; + unsigned char OLS2P : 1; + unsigned char OLS2N : 1; + unsigned char OLS3P : 1; + unsigned char OLS3N : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char OLS3N : 1; + unsigned char OLS3P : 1; + unsigned char OLS2N : 1; + unsigned char OLS2P : 1; + unsigned char OLS1N : 1; + unsigned char OLS1P : 1; +#endif + } BIT; + } TOLBR; + char wk6[41]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char WRE : 1; + unsigned char : 6; + unsigned char CCE : 1; +#else + unsigned char CCE : 1; + unsigned char : 6; + unsigned char WRE : 1; +#endif + } BIT; + } TWCR; + char wk7[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CST0 : 1; + unsigned char CST1 : 1; + unsigned char CST2 : 1; + unsigned char : 3; + unsigned char CST3 : 1; + unsigned char CST4 : 1; +#else + unsigned char CST4 : 1; + unsigned char CST3 : 1; + unsigned char : 3; + unsigned char CST2 : 1; + unsigned char CST1 : 1; + unsigned char CST0 : 1; +#endif + } BIT; + } TSTR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SYNC0 : 1; + unsigned char SYNC1 : 1; + unsigned char SYNC2 : 1; + unsigned char : 3; + unsigned char SYNC3 : 1; + unsigned char SYNC4 : 1; +#else + unsigned char SYNC4 : 1; + unsigned char SYNC3 : 1; + unsigned char : 3; + unsigned char SYNC2 : 1; + unsigned char SYNC1 : 1; + unsigned char SYNC0 : 1; +#endif + } BIT; + } TSYR; + char wk8[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char RWE : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char RWE : 1; +#endif + } BIT; + } TRWER; +}; + +struct st_mtu0 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFAEN : 1; + unsigned char NFBEN : 1; + unsigned char NFCEN : 1; + unsigned char NFDEN : 1; + unsigned char NFCS : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char NFCS : 2; + unsigned char NFDEN : 1; + unsigned char NFCEN : 1; + unsigned char NFBEN : 1; + unsigned char NFAEN : 1; +#endif + } BIT; + } NFCR; + char wk0[111]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TPSC : 3; + unsigned char CKEG : 2; + unsigned char CCLR : 3; +#else + unsigned char CCLR : 3; + unsigned char CKEG : 2; + unsigned char TPSC : 3; +#endif + } BIT; + } TCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MD : 4; + unsigned char BFA : 1; + unsigned char BFB : 1; + unsigned char BFE : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char BFE : 1; + unsigned char BFB : 1; + unsigned char BFA : 1; + unsigned char MD : 4; +#endif + } BIT; + } TMDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOA : 4; + unsigned char IOB : 4; +#else + unsigned char IOB : 4; + unsigned char IOA : 4; +#endif + } BIT; + } TIORH; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOC : 4; + unsigned char IOD : 4; +#else + unsigned char IOD : 4; + unsigned char IOC : 4; +#endif + } BIT; + } TIORL; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TGIEA : 1; + unsigned char TGIEB : 1; + unsigned char TGIEC : 1; + unsigned char TGIED : 1; + unsigned char TCIEV : 1; + unsigned char : 2; + unsigned char TTGE : 1; +#else + unsigned char TTGE : 1; + unsigned char : 2; + unsigned char TCIEV : 1; + unsigned char TGIED : 1; + unsigned char TGIEC : 1; + unsigned char TGIEB : 1; + unsigned char TGIEA : 1; +#endif + } BIT; + } TIER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char TCFD : 1; +#else + unsigned char TCFD : 1; + unsigned char : 7; +#endif + } BIT; + } TSR; + unsigned short TCNT; + unsigned short TGRA; + unsigned short TGRB; + unsigned short TGRC; + unsigned short TGRD; + char wk1[16]; + unsigned short TGRE; + unsigned short TGRF; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TGIEE : 1; + unsigned char TGIEF : 1; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char TGIEF : 1; + unsigned char TGIEE : 1; +#endif + } BIT; + } TIER2; + char wk2[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TTSA : 1; + unsigned char TTSB : 1; + unsigned char TTSE : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char TTSE : 1; + unsigned char TTSB : 1; + unsigned char TTSA : 1; +#endif + } BIT; + } TBTM; +}; + +struct st_mtu1 { + char wk0[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFAEN : 1; + unsigned char NFBEN : 1; + unsigned char NFCEN : 1; + unsigned char NFDEN : 1; + unsigned char NFCS : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char NFCS : 2; + unsigned char NFDEN : 1; + unsigned char NFCEN : 1; + unsigned char NFBEN : 1; + unsigned char NFAEN : 1; +#endif + } BIT; + } NFCR; + char wk1[238]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TPSC : 3; + unsigned char CKEG : 2; + unsigned char CCLR : 2; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char CCLR : 2; + unsigned char CKEG : 2; + unsigned char TPSC : 3; +#endif + } BIT; + } TCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MD : 4; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char MD : 4; +#endif + } BIT; + } TMDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOA : 4; + unsigned char IOB : 4; +#else + unsigned char IOB : 4; + unsigned char IOA : 4; +#endif + } BIT; + } TIOR; + char wk2[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TGIEA : 1; + unsigned char TGIEB : 1; + unsigned char : 2; + unsigned char TCIEV : 1; + unsigned char TCIEU : 1; + unsigned char : 1; + unsigned char TTGE : 1; +#else + unsigned char TTGE : 1; + unsigned char : 1; + unsigned char TCIEU : 1; + unsigned char TCIEV : 1; + unsigned char : 2; + unsigned char TGIEB : 1; + unsigned char TGIEA : 1; +#endif + } BIT; + } TIER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char TCFD : 1; +#else + unsigned char TCFD : 1; + unsigned char : 7; +#endif + } BIT; + } TSR; + unsigned short TCNT; + unsigned short TGRA; + unsigned short TGRB; + char wk3[4]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char I1AE : 1; + unsigned char I1BE : 1; + unsigned char I2AE : 1; + unsigned char I2BE : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char I2BE : 1; + unsigned char I2AE : 1; + unsigned char I1BE : 1; + unsigned char I1AE : 1; +#endif + } BIT; + } TICCR; +}; + +struct st_mtu2 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFAEN : 1; + unsigned char NFBEN : 1; + unsigned char NFCEN : 1; + unsigned char NFDEN : 1; + unsigned char NFCS : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char NFCS : 2; + unsigned char NFDEN : 1; + unsigned char NFCEN : 1; + unsigned char NFBEN : 1; + unsigned char NFAEN : 1; +#endif + } BIT; + } NFCR; + char wk0[365]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TPSC : 3; + unsigned char CKEG : 2; + unsigned char CCLR : 2; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char CCLR : 2; + unsigned char CKEG : 2; + unsigned char TPSC : 3; +#endif + } BIT; + } TCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MD : 4; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char MD : 4; +#endif + } BIT; + } TMDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOA : 4; + unsigned char IOB : 4; +#else + unsigned char IOB : 4; + unsigned char IOA : 4; +#endif + } BIT; + } TIOR; + char wk1[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TGIEA : 1; + unsigned char TGIEB : 1; + unsigned char : 2; + unsigned char TCIEV : 1; + unsigned char TCIEU : 1; + unsigned char : 1; + unsigned char TTGE : 1; +#else + unsigned char TTGE : 1; + unsigned char : 1; + unsigned char TCIEU : 1; + unsigned char TCIEV : 1; + unsigned char : 2; + unsigned char TGIEB : 1; + unsigned char TGIEA : 1; +#endif + } BIT; + } TIER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char TCFD : 1; +#else + unsigned char TCFD : 1; + unsigned char : 7; +#endif + } BIT; + } TSR; + unsigned short TCNT; + unsigned short TGRA; + unsigned short TGRB; +}; + +struct st_mtu3 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TPSC : 3; + unsigned char CKEG : 2; + unsigned char CCLR : 3; +#else + unsigned char CCLR : 3; + unsigned char CKEG : 2; + unsigned char TPSC : 3; +#endif + } BIT; + } TCR; + char wk0[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MD : 4; + unsigned char BFA : 1; + unsigned char BFB : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char BFB : 1; + unsigned char BFA : 1; + unsigned char MD : 4; +#endif + } BIT; + } TMDR; + char wk1[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOA : 4; + unsigned char IOB : 4; +#else + unsigned char IOB : 4; + unsigned char IOA : 4; +#endif + } BIT; + } TIORH; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOC : 4; + unsigned char IOD : 4; +#else + unsigned char IOD : 4; + unsigned char IOC : 4; +#endif + } BIT; + } TIORL; + char wk2[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TGIEA : 1; + unsigned char TGIEB : 1; + unsigned char TGIEC : 1; + unsigned char TGIED : 1; + unsigned char TCIEV : 1; + unsigned char : 2; + unsigned char TTGE : 1; +#else + unsigned char TTGE : 1; + unsigned char : 2; + unsigned char TCIEV : 1; + unsigned char TGIED : 1; + unsigned char TGIEC : 1; + unsigned char TGIEB : 1; + unsigned char TGIEA : 1; +#endif + } BIT; + } TIER; + char wk3[7]; + unsigned short TCNT; + char wk4[6]; + unsigned short TGRA; + unsigned short TGRB; + char wk5[8]; + unsigned short TGRC; + unsigned short TGRD; + char wk6[4]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char TCFD : 1; +#else + unsigned char TCFD : 1; + unsigned char : 7; +#endif + } BIT; + } TSR; + char wk7[11]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TTSA : 1; + unsigned char TTSB : 1; + unsigned char TTSE : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char TTSE : 1; + unsigned char TTSB : 1; + unsigned char TTSA : 1; +#endif + } BIT; + } TBTM; + char wk8[90]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFAEN : 1; + unsigned char NFBEN : 1; + unsigned char NFCEN : 1; + unsigned char NFDEN : 1; + unsigned char NFCS : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char NFCS : 2; + unsigned char NFDEN : 1; + unsigned char NFCEN : 1; + unsigned char NFBEN : 1; + unsigned char NFAEN : 1; +#endif + } BIT; + } NFCR; +}; + +struct st_mtu4 { + char wk0[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TPSC : 3; + unsigned char CKEG : 2; + unsigned char CCLR : 3; +#else + unsigned char CCLR : 3; + unsigned char CKEG : 2; + unsigned char TPSC : 3; +#endif + } BIT; + } TCR; + char wk1[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MD : 4; + unsigned char BFA : 1; + unsigned char BFB : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char BFB : 1; + unsigned char BFA : 1; + unsigned char MD : 4; +#endif + } BIT; + } TMDR; + char wk2[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOA : 4; + unsigned char IOB : 4; +#else + unsigned char IOB : 4; + unsigned char IOA : 4; +#endif + } BIT; + } TIORH; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOC : 4; + unsigned char IOD : 4; +#else + unsigned char IOD : 4; + unsigned char IOC : 4; +#endif + } BIT; + } TIORL; + char wk3[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TGIEA : 1; + unsigned char TGIEB : 1; + unsigned char TGIEC : 1; + unsigned char TGIED : 1; + unsigned char TCIEV : 1; + unsigned char : 1; + unsigned char TTGE2 : 1; + unsigned char TTGE : 1; +#else + unsigned char TTGE : 1; + unsigned char TTGE2 : 1; + unsigned char : 1; + unsigned char TCIEV : 1; + unsigned char TGIED : 1; + unsigned char TGIEC : 1; + unsigned char TGIEB : 1; + unsigned char TGIEA : 1; +#endif + } BIT; + } TIER; + char wk4[8]; + unsigned short TCNT; + char wk5[8]; + unsigned short TGRA; + unsigned short TGRB; + char wk6[8]; + unsigned short TGRC; + unsigned short TGRD; + char wk7[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char TCFD : 1; +#else + unsigned char TCFD : 1; + unsigned char : 7; +#endif + } BIT; + } TSR; + char wk8[11]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TTSA : 1; + unsigned char TTSB : 1; + unsigned char TTSE : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char TTSE : 1; + unsigned char TTSB : 1; + unsigned char TTSA : 1; +#endif + } BIT; + } TBTM; + char wk9[6]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short ITB4VE : 1; + unsigned short ITB3AE : 1; + unsigned short ITA4VE : 1; + unsigned short ITA3AE : 1; + unsigned short DT4BE : 1; + unsigned short UT4BE : 1; + unsigned short DT4AE : 1; + unsigned short UT4AE : 1; + unsigned short : 6; + unsigned short BF : 2; +#else + unsigned short BF : 2; + unsigned short : 6; + unsigned short UT4AE : 1; + unsigned short DT4AE : 1; + unsigned short UT4BE : 1; + unsigned short DT4BE : 1; + unsigned short ITA3AE : 1; + unsigned short ITA4VE : 1; + unsigned short ITB3AE : 1; + unsigned short ITB4VE : 1; +#endif + } BIT; + } TADCR; + char wk10[2]; + unsigned short TADCORA; + unsigned short TADCORB; + unsigned short TADCOBRA; + unsigned short TADCOBRB; + char wk11[72]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFAEN : 1; + unsigned char NFBEN : 1; + unsigned char NFCEN : 1; + unsigned char NFDEN : 1; + unsigned char NFCS : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char NFCS : 2; + unsigned char NFDEN : 1; + unsigned char NFCEN : 1; + unsigned char NFBEN : 1; + unsigned char NFAEN : 1; +#endif + } BIT; + } NFCR; +}; + +struct st_mtu5 { + char wk0[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFUEN : 1; + unsigned char NFVEN : 1; + unsigned char NFWEN : 1; + unsigned char : 1; + unsigned char NFCS : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char NFCS : 2; + unsigned char : 1; + unsigned char NFWEN : 1; + unsigned char NFVEN : 1; + unsigned char NFUEN : 1; +#endif + } BIT; + } NFCR; + char wk1[490]; + unsigned short TCNTU; + unsigned short TGRU; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TPSC : 2; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char TPSC : 2; +#endif + } BIT; + } TCRU; + char wk2[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOC : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char IOC : 5; +#endif + } BIT; + } TIORU; + char wk3[9]; + unsigned short TCNTV; + unsigned short TGRV; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TPSC : 2; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char TPSC : 2; +#endif + } BIT; + } TCRV; + char wk4[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOC : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char IOC : 5; +#endif + } BIT; + } TIORV; + char wk5[9]; + unsigned short TCNTW; + unsigned short TGRW; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TPSC : 2; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char TPSC : 2; +#endif + } BIT; + } TCRW; + char wk6[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IOC : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char IOC : 5; +#endif + } BIT; + } TIORW; + char wk7[11]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TGIE5W : 1; + unsigned char TGIE5V : 1; + unsigned char TGIE5U : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char TGIE5U : 1; + unsigned char TGIE5V : 1; + unsigned char TGIE5W : 1; +#endif + } BIT; + } TIER; + char wk8[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CSTW5 : 1; + unsigned char CSTV5 : 1; + unsigned char CSTU5 : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char CSTU5 : 1; + unsigned char CSTV5 : 1; + unsigned char CSTW5 : 1; +#endif + } BIT; + } TSTR; + char wk9[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CMPCLR5W : 1; + unsigned char CMPCLR5V : 1; + unsigned char CMPCLR5U : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char CMPCLR5U : 1; + unsigned char CMPCLR5V : 1; + unsigned char CMPCLR5W : 1; +#endif + } BIT; + } TCNTCMPCLR; +}; + +struct st_poe { + union { + unsigned short WORD; + struct { + unsigned char H; + unsigned char L; + } BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short POE0M : 2; + unsigned short POE1M : 2; + unsigned short POE2M : 2; + unsigned short POE3M : 2; + unsigned short PIE1 : 1; + unsigned short : 3; + unsigned short POE0F : 1; + unsigned short POE1F : 1; + unsigned short POE2F : 1; + unsigned short POE3F : 1; +#else + unsigned short POE3F : 1; + unsigned short POE2F : 1; + unsigned short POE1F : 1; + unsigned short POE0F : 1; + unsigned short : 3; + unsigned short PIE1 : 1; + unsigned short POE3M : 2; + unsigned short POE2M : 2; + unsigned short POE1M : 2; + unsigned short POE0M : 2; +#endif + } BIT; + } ICSR1; + union { + unsigned short WORD; + struct { + unsigned char H; + unsigned char L; + } BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short OIE1 : 1; + unsigned short OCE1 : 1; + unsigned short : 5; + unsigned short OSF1 : 1; +#else + unsigned short OSF1 : 1; + unsigned short : 5; + unsigned short OCE1 : 1; + unsigned short OIE1 : 1; + unsigned short : 8; +#endif + } BIT; + } OCSR1; + char wk0[4]; + union { + unsigned short WORD; + struct { + unsigned char H; + unsigned char L; + } BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short POE8M : 2; + unsigned short : 6; + unsigned short PIE2 : 1; + unsigned short POE8E : 1; + unsigned short : 2; + unsigned short POE8F : 1; + unsigned short : 3; +#else + unsigned short : 3; + unsigned short POE8F : 1; + unsigned short : 2; + unsigned short POE8E : 1; + unsigned short PIE2 : 1; + unsigned short : 6; + unsigned short POE8M : 2; +#endif + } BIT; + } ICSR2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CH34HIZ : 1; + unsigned char CH0HIZ : 1; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char CH0HIZ : 1; + unsigned char CH34HIZ : 1; +#endif + } BIT; + } SPOER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PE0ZE : 1; + unsigned char PE1ZE : 1; + unsigned char PE2ZE : 1; + unsigned char PE3ZE : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char PE3ZE : 1; + unsigned char PE2ZE : 1; + unsigned char PE1ZE : 1; + unsigned char PE0ZE : 1; +#endif + } BIT; + } POECR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 4; + unsigned char P3CZEA : 1; + unsigned char P2CZEA : 1; + unsigned char P1CZEA : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char P1CZEA : 1; + unsigned char P2CZEA : 1; + unsigned char P3CZEA : 1; + unsigned char : 4; +#endif + } BIT; + } POECR2; + char wk1[1]; + union { + unsigned short WORD; + struct { + unsigned char H; + unsigned char L; + } BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 9; + unsigned short OSTSTE : 1; + unsigned short : 2; + unsigned short OSTSTF : 1; + unsigned short : 3; +#else + unsigned short : 3; + unsigned short OSTSTF : 1; + unsigned short : 2; + unsigned short OSTSTE : 1; + unsigned short : 9; +#endif + } BIT; + } ICSR3; +}; + +struct st_port { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char PSEL6 : 1; + unsigned char PSEL7 : 1; +#else + unsigned char PSEL7 : 1; + unsigned char PSEL6 : 1; + unsigned char : 6; +#endif + } BIT; + } PSRA; +}; + +struct st_port0 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 2; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 2; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char : 2; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 2; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 2; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 2; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char : 2; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 2; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 2; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 2; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char : 2; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 2; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 2; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 2; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char : 2; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 2; +#endif + } BIT; + } PMR; + char wk3[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 4; + unsigned char B4 : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char B4 : 1; + unsigned char : 4; +#endif + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 5; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 5; + unsigned char B0 : 1; +#endif + } BIT; + } ODR1; + char wk4[62]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 2; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 2; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char : 2; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 2; +#endif + } BIT; + } PCR; +}; + +struct st_port1 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[32]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR1; + char wk4[61]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_port2 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[33]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR1; + char wk4[60]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_port3 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 2; + unsigned char B5 : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char B5 : 1; + unsigned char : 2; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[34]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR0; + char wk4[60]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_port4 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; +}; + +struct st_port5 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[36]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 4; + unsigned char B4 : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char B4 : 1; + unsigned char : 4; +#endif + } BIT; + } ODR1; + char wk4[57]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_port9 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; +}; + +struct st_porta { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[41]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR1; + char wk4[52]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_portb { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[42]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR1; + char wk4[51]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_portc { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[43]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR1; + char wk4[50]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_portd { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[95]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_porte { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[45]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 1; + unsigned char B4 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } ODR1; + char wk4[48]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char B1 : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char B4 : 1; + unsigned char B5 : 1; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char B5 : 1; + unsigned char B4 : 1; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char B1 : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_portf { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char : 6; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char : 6; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char : 6; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char : 6; +#endif + } BIT; + } PMR; + char wk3[95]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char : 6; +#endif + } BIT; + } PCR; +}; + +struct st_porth { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char : 7; +#endif + } BIT; + } PIDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char : 7; +#endif + } BIT; + } PMR; +}; + +struct st_portj { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char : 2; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char : 2; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char : 2; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char : 2; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char : 2; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char : 2; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char : 2; + unsigned char B6 : 1; + unsigned char B7 : 1; +#else + unsigned char B7 : 1; + unsigned char B6 : 1; + unsigned char : 2; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PMR; + char wk3[49]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 6; + unsigned char B6 : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char B6 : 1; + unsigned char : 6; +#endif + } BIT; + } ODR0; + char wk4[45]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char B0 : 1; + unsigned char : 1; + unsigned char B2 : 1; + unsigned char B3 : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char B3 : 1; + unsigned char B2 : 1; + unsigned char : 1; + unsigned char B0 : 1; +#endif + } BIT; + } PCR; +}; + +struct st_riic { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SDAI : 1; + unsigned char SCLI : 1; + unsigned char SDAO : 1; + unsigned char SCLO : 1; + unsigned char SOWP : 1; + unsigned char CLO : 1; + unsigned char IICRST : 1; + unsigned char ICE : 1; +#else + unsigned char ICE : 1; + unsigned char IICRST : 1; + unsigned char CLO : 1; + unsigned char SOWP : 1; + unsigned char SCLO : 1; + unsigned char SDAO : 1; + unsigned char SCLI : 1; + unsigned char SDAI : 1; +#endif + } BIT; + } ICCR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 1; + unsigned char ST : 1; + unsigned char RS : 1; + unsigned char SP : 1; + unsigned char : 1; + unsigned char TRS : 1; + unsigned char MST : 1; + unsigned char BBSY : 1; +#else + unsigned char BBSY : 1; + unsigned char MST : 1; + unsigned char TRS : 1; + unsigned char : 1; + unsigned char SP : 1; + unsigned char RS : 1; + unsigned char ST : 1; + unsigned char : 1; +#endif + } BIT; + } ICCR2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BC : 3; + unsigned char BCWP : 1; + unsigned char CKS : 3; + unsigned char MTWP : 1; +#else + unsigned char MTWP : 1; + unsigned char CKS : 3; + unsigned char BCWP : 1; + unsigned char BC : 3; +#endif + } BIT; + } ICMR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TMOS : 1; + unsigned char TMOL : 1; + unsigned char TMOH : 1; + unsigned char TMWE : 1; + unsigned char SDDL : 3; + unsigned char DLCS : 1; +#else + unsigned char DLCS : 1; + unsigned char SDDL : 3; + unsigned char TMWE : 1; + unsigned char TMOH : 1; + unsigned char TMOL : 1; + unsigned char TMOS : 1; +#endif + } BIT; + } ICMR2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NF : 2; + unsigned char ACKBR : 1; + unsigned char ACKBT : 1; + unsigned char ACKWP : 1; + unsigned char RDRFS : 1; + unsigned char WAIT : 1; + unsigned char SMBS : 1; +#else + unsigned char SMBS : 1; + unsigned char WAIT : 1; + unsigned char RDRFS : 1; + unsigned char ACKWP : 1; + unsigned char ACKBT : 1; + unsigned char ACKBR : 1; + unsigned char NF : 2; +#endif + } BIT; + } ICMR3; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TMOE : 1; + unsigned char MALE : 1; + unsigned char NALE : 1; + unsigned char SALE : 1; + unsigned char NACKE : 1; + unsigned char NFE : 1; + unsigned char SCLE : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char SCLE : 1; + unsigned char NFE : 1; + unsigned char NACKE : 1; + unsigned char SALE : 1; + unsigned char NALE : 1; + unsigned char MALE : 1; + unsigned char TMOE : 1; +#endif + } BIT; + } ICFER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SAR0E : 1; + unsigned char SAR1E : 1; + unsigned char SAR2E : 1; + unsigned char GCAE : 1; + unsigned char : 1; + unsigned char DIDE : 1; + unsigned char : 1; + unsigned char HOAE : 1; +#else + unsigned char HOAE : 1; + unsigned char : 1; + unsigned char DIDE : 1; + unsigned char : 1; + unsigned char GCAE : 1; + unsigned char SAR2E : 1; + unsigned char SAR1E : 1; + unsigned char SAR0E : 1; +#endif + } BIT; + } ICSER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TMOIE : 1; + unsigned char ALIE : 1; + unsigned char STIE : 1; + unsigned char SPIE : 1; + unsigned char NAKIE : 1; + unsigned char RIE : 1; + unsigned char TEIE : 1; + unsigned char TIE : 1; +#else + unsigned char TIE : 1; + unsigned char TEIE : 1; + unsigned char RIE : 1; + unsigned char NAKIE : 1; + unsigned char SPIE : 1; + unsigned char STIE : 1; + unsigned char ALIE : 1; + unsigned char TMOIE : 1; +#endif + } BIT; + } ICIER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char AAS0 : 1; + unsigned char AAS1 : 1; + unsigned char AAS2 : 1; + unsigned char GCA : 1; + unsigned char : 1; + unsigned char DID : 1; + unsigned char : 1; + unsigned char HOA : 1; +#else + unsigned char HOA : 1; + unsigned char : 1; + unsigned char DID : 1; + unsigned char : 1; + unsigned char GCA : 1; + unsigned char AAS2 : 1; + unsigned char AAS1 : 1; + unsigned char AAS0 : 1; +#endif + } BIT; + } ICSR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TMOF : 1; + unsigned char AL : 1; + unsigned char START : 1; + unsigned char STOP : 1; + unsigned char NACKF : 1; + unsigned char RDRF : 1; + unsigned char TEND : 1; + unsigned char TDRE : 1; +#else + unsigned char TDRE : 1; + unsigned char TEND : 1; + unsigned char RDRF : 1; + unsigned char NACKF : 1; + unsigned char STOP : 1; + unsigned char START : 1; + unsigned char AL : 1; + unsigned char TMOF : 1; +#endif + } BIT; + } ICSR2; + union { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SVA0 : 1; + unsigned char SVA : 7; +#else + unsigned char SVA : 7; + unsigned char SVA0 : 1; +#endif + } BIT; + } SARL0; + union { + unsigned char BYTE; + } TMOCNTL; + }; + union { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char FS : 1; + unsigned char SVA : 2; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char SVA : 2; + unsigned char FS : 1; +#endif + } BIT; + } SARU0; + union { + unsigned char BYTE; + } TMOCNTU; + }; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SVA0 : 1; + unsigned char SVA : 7; +#else + unsigned char SVA : 7; + unsigned char SVA0 : 1; +#endif + } BIT; + } SARL1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char FS : 1; + unsigned char SVA : 2; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char SVA : 2; + unsigned char FS : 1; +#endif + } BIT; + } SARU1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SVA0 : 1; + unsigned char SVA : 7; +#else + unsigned char SVA : 7; + unsigned char SVA0 : 1; +#endif + } BIT; + } SARL2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char FS : 1; + unsigned char SVA : 2; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char SVA : 2; + unsigned char FS : 1; +#endif + } BIT; + } SARU2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BRL : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char BRL : 5; +#endif + } BIT; + } ICBRL; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BRH : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char BRH : 5; +#endif + } BIT; + } ICBRH; + unsigned char ICDRT; + unsigned char ICDRR; +}; + +struct st_rspi { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SPMS : 1; + unsigned char TXMD : 1; + unsigned char MODFEN : 1; + unsigned char MSTR : 1; + unsigned char SPEIE : 1; + unsigned char SPTIE : 1; + unsigned char SPE : 1; + unsigned char SPRIE : 1; +#else + unsigned char SPRIE : 1; + unsigned char SPE : 1; + unsigned char SPTIE : 1; + unsigned char SPEIE : 1; + unsigned char MSTR : 1; + unsigned char MODFEN : 1; + unsigned char TXMD : 1; + unsigned char SPMS : 1; +#endif + } BIT; + } SPCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SSL0P : 1; + unsigned char SSL1P : 1; + unsigned char SSL2P : 1; + unsigned char SSL3P : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char SSL3P : 1; + unsigned char SSL2P : 1; + unsigned char SSL1P : 1; + unsigned char SSL0P : 1; +#endif + } BIT; + } SSLP; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SPLP : 1; + unsigned char SPLP2 : 1; + unsigned char : 2; + unsigned char MOIFV : 1; + unsigned char MOIFE : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char MOIFE : 1; + unsigned char MOIFV : 1; + unsigned char : 2; + unsigned char SPLP2 : 1; + unsigned char SPLP : 1; +#endif + } BIT; + } SPPCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OVRF : 1; + unsigned char IDLNF : 1; + unsigned char MODF : 1; + unsigned char PERF : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char PERF : 1; + unsigned char MODF : 1; + unsigned char IDLNF : 1; + unsigned char OVRF : 1; +#endif + } BIT; + } SPSR; + union { + unsigned long LONG; + struct { + unsigned short H; + } WORD; + } SPDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SPSLN : 3; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char SPSLN : 3; +#endif + } BIT; + } SPSCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SPCP : 3; + unsigned char : 1; + unsigned char SPECM : 3; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char SPECM : 3; + unsigned char : 1; + unsigned char SPCP : 3; +#endif + } BIT; + } SPSSR; + unsigned char SPBR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SPFC : 2; + unsigned char : 2; + unsigned char SPRDTD : 1; + unsigned char SPLW : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char SPLW : 1; + unsigned char SPRDTD : 1; + unsigned char : 2; + unsigned char SPFC : 2; +#endif + } BIT; + } SPDCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SCKDL : 3; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char SCKDL : 3; +#endif + } BIT; + } SPCKD; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SLNDL : 3; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char SLNDL : 3; +#endif + } BIT; + } SSLND; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SPNDL : 3; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char SPNDL : 3; +#endif + } BIT; + } SPND; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SPPE : 1; + unsigned char SPOE : 1; + unsigned char SPIIE : 1; + unsigned char PTE : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char PTE : 1; + unsigned char SPIIE : 1; + unsigned char SPOE : 1; + unsigned char SPPE : 1; +#endif + } BIT; + } SPCR2; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CPHA : 1; + unsigned short CPOL : 1; + unsigned short BRDV : 2; + unsigned short SSLA : 3; + unsigned short SSLKP : 1; + unsigned short SPB : 4; + unsigned short LSBF : 1; + unsigned short SPNDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SCKDEN : 1; +#else + unsigned short SCKDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SPNDEN : 1; + unsigned short LSBF : 1; + unsigned short SPB : 4; + unsigned short SSLKP : 1; + unsigned short SSLA : 3; + unsigned short BRDV : 2; + unsigned short CPOL : 1; + unsigned short CPHA : 1; +#endif + } BIT; + } SPCMD0; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CPHA : 1; + unsigned short CPOL : 1; + unsigned short BRDV : 2; + unsigned short SSLA : 3; + unsigned short SSLKP : 1; + unsigned short SPB : 4; + unsigned short LSBF : 1; + unsigned short SPNDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SCKDEN : 1; +#else + unsigned short SCKDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SPNDEN : 1; + unsigned short LSBF : 1; + unsigned short SPB : 4; + unsigned short SSLKP : 1; + unsigned short SSLA : 3; + unsigned short BRDV : 2; + unsigned short CPOL : 1; + unsigned short CPHA : 1; +#endif + } BIT; + } SPCMD1; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CPHA : 1; + unsigned short CPOL : 1; + unsigned short BRDV : 2; + unsigned short SSLA : 3; + unsigned short SSLKP : 1; + unsigned short SPB : 4; + unsigned short LSBF : 1; + unsigned short SPNDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SCKDEN : 1; +#else + unsigned short SCKDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SPNDEN : 1; + unsigned short LSBF : 1; + unsigned short SPB : 4; + unsigned short SSLKP : 1; + unsigned short SSLA : 3; + unsigned short BRDV : 2; + unsigned short CPOL : 1; + unsigned short CPHA : 1; +#endif + } BIT; + } SPCMD2; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CPHA : 1; + unsigned short CPOL : 1; + unsigned short BRDV : 2; + unsigned short SSLA : 3; + unsigned short SSLKP : 1; + unsigned short SPB : 4; + unsigned short LSBF : 1; + unsigned short SPNDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SCKDEN : 1; +#else + unsigned short SCKDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SPNDEN : 1; + unsigned short LSBF : 1; + unsigned short SPB : 4; + unsigned short SSLKP : 1; + unsigned short SSLA : 3; + unsigned short BRDV : 2; + unsigned short CPOL : 1; + unsigned short CPHA : 1; +#endif + } BIT; + } SPCMD3; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CPHA : 1; + unsigned short CPOL : 1; + unsigned short BRDV : 2; + unsigned short SSLA : 3; + unsigned short SSLKP : 1; + unsigned short SPB : 4; + unsigned short LSBF : 1; + unsigned short SPNDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SCKDEN : 1; +#else + unsigned short SCKDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SPNDEN : 1; + unsigned short LSBF : 1; + unsigned short SPB : 4; + unsigned short SSLKP : 1; + unsigned short SSLA : 3; + unsigned short BRDV : 2; + unsigned short CPOL : 1; + unsigned short CPHA : 1; +#endif + } BIT; + } SPCMD4; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CPHA : 1; + unsigned short CPOL : 1; + unsigned short BRDV : 2; + unsigned short SSLA : 3; + unsigned short SSLKP : 1; + unsigned short SPB : 4; + unsigned short LSBF : 1; + unsigned short SPNDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SCKDEN : 1; +#else + unsigned short SCKDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SPNDEN : 1; + unsigned short LSBF : 1; + unsigned short SPB : 4; + unsigned short SSLKP : 1; + unsigned short SSLA : 3; + unsigned short BRDV : 2; + unsigned short CPOL : 1; + unsigned short CPHA : 1; +#endif + } BIT; + } SPCMD5; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CPHA : 1; + unsigned short CPOL : 1; + unsigned short BRDV : 2; + unsigned short SSLA : 3; + unsigned short SSLKP : 1; + unsigned short SPB : 4; + unsigned short LSBF : 1; + unsigned short SPNDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SCKDEN : 1; +#else + unsigned short SCKDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SPNDEN : 1; + unsigned short LSBF : 1; + unsigned short SPB : 4; + unsigned short SSLKP : 1; + unsigned short SSLA : 3; + unsigned short BRDV : 2; + unsigned short CPOL : 1; + unsigned short CPHA : 1; +#endif + } BIT; + } SPCMD6; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CPHA : 1; + unsigned short CPOL : 1; + unsigned short BRDV : 2; + unsigned short SSLA : 3; + unsigned short SSLKP : 1; + unsigned short SPB : 4; + unsigned short LSBF : 1; + unsigned short SPNDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SCKDEN : 1; +#else + unsigned short SCKDEN : 1; + unsigned short SLNDEN : 1; + unsigned short SPNDEN : 1; + unsigned short LSBF : 1; + unsigned short SPB : 4; + unsigned short SSLKP : 1; + unsigned short SSLA : 3; + unsigned short BRDV : 2; + unsigned short CPOL : 1; + unsigned short CPHA : 1; +#endif + } BIT; + } SPCMD7; +}; + +struct st_rtc { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char F64HZ : 1; + unsigned char F32HZ : 1; + unsigned char F16HZ : 1; + unsigned char F8HZ : 1; + unsigned char F4HZ : 1; + unsigned char F2HZ : 1; + unsigned char F1HZ : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char F1HZ : 1; + unsigned char F2HZ : 1; + unsigned char F4HZ : 1; + unsigned char F8HZ : 1; + unsigned char F16HZ : 1; + unsigned char F32HZ : 1; + unsigned char F64HZ : 1; +#endif + } BIT; + } R64CNT; + char wk0[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SEC1 : 4; + unsigned char SEC10 : 3; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char SEC10 : 3; + unsigned char SEC1 : 4; +#endif + } BIT; + } RSECCNT; + char wk1[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MIN1 : 4; + unsigned char MIN10 : 3; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char MIN10 : 3; + unsigned char MIN1 : 4; +#endif + } BIT; + } RMINCNT; + char wk2[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char HR1 : 4; + unsigned char HR10 : 2; + unsigned char PM : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char PM : 1; + unsigned char HR10 : 2; + unsigned char HR1 : 4; +#endif + } BIT; + } RHRCNT; + char wk3[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char DAYW : 3; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char DAYW : 3; +#endif + } BIT; + } RWKCNT; + char wk4[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char DATE1 : 4; + unsigned char DATE10 : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char DATE10 : 2; + unsigned char DATE1 : 4; +#endif + } BIT; + } RDAYCNT; + char wk5[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MON1 : 4; + unsigned char MON10 : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char MON10 : 1; + unsigned char MON1 : 4; +#endif + } BIT; + } RMONCNT; + char wk6[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short YR1 : 4; + unsigned short YR10 : 4; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short YR10 : 4; + unsigned short YR1 : 4; +#endif + } BIT; + } RYRCNT; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SEC1 : 4; + unsigned char SEC10 : 3; + unsigned char ENB : 1; +#else + unsigned char ENB : 1; + unsigned char SEC10 : 3; + unsigned char SEC1 : 4; +#endif + } BIT; + } RSECAR; + char wk7[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MIN1 : 4; + unsigned char MIN10 : 3; + unsigned char ENB : 1; +#else + unsigned char ENB : 1; + unsigned char MIN10 : 3; + unsigned char MIN1 : 4; +#endif + } BIT; + } RMINAR; + char wk8[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char HR1 : 4; + unsigned char HR10 : 2; + unsigned char PM : 1; + unsigned char ENB : 1; +#else + unsigned char ENB : 1; + unsigned char PM : 1; + unsigned char HR10 : 2; + unsigned char HR1 : 4; +#endif + } BIT; + } RHRAR; + char wk9[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char DAYW : 3; + unsigned char : 4; + unsigned char ENB : 1; +#else + unsigned char ENB : 1; + unsigned char : 4; + unsigned char DAYW : 3; +#endif + } BIT; + } RWKAR; + char wk10[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char DATE1 : 4; + unsigned char DATE10 : 2; + unsigned char : 1; + unsigned char ENB : 1; +#else + unsigned char ENB : 1; + unsigned char : 1; + unsigned char DATE10 : 2; + unsigned char DATE1 : 4; +#endif + } BIT; + } RDAYAR; + char wk11[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MON1 : 4; + unsigned char MON10 : 1; + unsigned char : 2; + unsigned char ENB : 1; +#else + unsigned char ENB : 1; + unsigned char : 2; + unsigned char MON10 : 1; + unsigned char MON1 : 4; +#endif + } BIT; + } RMONAR; + char wk12[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short YR1 : 4; + unsigned short YR10 : 4; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short YR10 : 4; + unsigned short YR1 : 4; +#endif + } BIT; + } RYRAR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 7; + unsigned char ENB : 1; +#else + unsigned char ENB : 1; + unsigned char : 7; +#endif + } BIT; + } RYRAREN; + char wk13[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char AIE : 1; + unsigned char CIE : 1; + unsigned char PIE : 1; + unsigned char RTCOS : 1; + unsigned char PES : 4; +#else + unsigned char PES : 4; + unsigned char RTCOS : 1; + unsigned char PIE : 1; + unsigned char CIE : 1; + unsigned char AIE : 1; +#endif + } BIT; + } RCR1; + char wk14[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char START : 1; + unsigned char RESET : 1; + unsigned char ADJ30 : 1; + unsigned char RTCOE : 1; + unsigned char AADJE : 1; + unsigned char AADJP : 1; + unsigned char HR24 : 1; + unsigned char CNTMD : 1; +#else + unsigned char CNTMD : 1; + unsigned char HR24 : 1; + unsigned char AADJP : 1; + unsigned char AADJE : 1; + unsigned char RTCOE : 1; + unsigned char ADJ30 : 1; + unsigned char RESET : 1; + unsigned char START : 1; +#endif + } BIT; + } RCR2; + char wk15[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char RTCEN : 1; + unsigned char RTCDV : 3; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char RTCDV : 3; + unsigned char RTCEN : 1; +#endif + } BIT; + } RCR3; + char wk16[7]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ADJ : 6; + unsigned char PMADJ : 2; +#else + unsigned char PMADJ : 2; + unsigned char ADJ : 6; +#endif + } BIT; + } RADJ; +}; + +struct st_rtcb { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BCNT : 8; +#else + unsigned char BCNT : 8; +#endif + } BIT; + } BCNT0; + char wk0[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BCNT : 8; +#else + unsigned char BCNT : 8; +#endif + } BIT; + } BCNT1; + char wk1[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BCNT : 8; +#else + unsigned char BCNT : 8; +#endif + } BIT; + } BCNT2; + char wk2[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BCNT : 8; +#else + unsigned char BCNT : 8; +#endif + } BIT; + } BCNT3; + char wk3[7]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BCNTAR : 8; +#else + unsigned char BCNTAR : 8; +#endif + } BIT; + } BCNT0AR; + char wk4[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BCNTAR : 8; +#else + unsigned char BCNTAR : 8; +#endif + } BIT; + } BCNT1AR; + char wk5[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BCNTAR : 8; +#else + unsigned char BCNTAR : 8; +#endif + } BIT; + } BCNT2AR; + char wk6[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BCNTAR : 8; +#else + unsigned char BCNTAR : 8; +#endif + } BIT; + } BCNT3AR; + char wk7[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ENB : 8; +#else + unsigned char ENB : 8; +#endif + } BIT; + } BCNT0AER; + char wk8[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ENB : 8; +#else + unsigned char ENB : 8; +#endif + } BIT; + } BCNT1AER; + char wk9[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short ENB : 8; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short ENB : 8; +#endif + } BIT; + } BCNT2AER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ENB : 8; +#else + unsigned char ENB : 8; +#endif + } BIT; + } BCNT3AER; +}; + +struct st_s12ad { + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short DBLANS : 5; + unsigned short : 1; + unsigned short GBADIE : 1; + unsigned short DBLE : 1; + unsigned short EXTRG : 1; + unsigned short TRGE : 1; + unsigned short ADHSC : 1; + unsigned short : 1; + unsigned short ADIE : 1; + unsigned short ADCS : 2; + unsigned short ADST : 1; +#else + unsigned short ADST : 1; + unsigned short ADCS : 2; + unsigned short ADIE : 1; + unsigned short : 1; + unsigned short ADHSC : 1; + unsigned short TRGE : 1; + unsigned short EXTRG : 1; + unsigned short DBLE : 1; + unsigned short GBADIE : 1; + unsigned short : 1; + unsigned short DBLANS : 5; +#endif + } BIT; + } ADCSR; + char wk0[2]; + union { + unsigned short WORD; +// struct { +// unsigned short ANSA:16; +// } BIT; + } ADANSA; + union { + unsigned short WORD; +// struct { +// unsigned short :10; +// unsigned short ANSA1:1; +// } BIT; + } ADANSA1; + union { + unsigned short WORD; +// struct { +// unsigned short ADS:16; +// } BIT; + } ADADS; + union { + unsigned short WORD; +// struct { +// unsigned short :10; +// unsigned short ADS1:1; +// } BIT; + } ADADS1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ADC : 2; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char ADC : 2; +#endif + } BIT; + } ADADC; + char wk1[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 5; + unsigned short ACE : 1; + unsigned short : 9; + unsigned short ADRFMT : 1; +#else + unsigned short ADRFMT : 1; + unsigned short : 9; + unsigned short ACE : 1; + unsigned short : 5; +#endif + } BIT; + } ADCER; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short TRSB : 4; + unsigned short : 4; + unsigned short TRSA : 4; + unsigned short : 4; +#else + unsigned short : 4; + unsigned short TRSA : 4; + unsigned short : 4; + unsigned short TRSB : 4; +#endif + } BIT; + } ADSTRGR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short TSSAD : 1; + unsigned short OCSAD : 1; + unsigned short : 6; + unsigned short TSS : 1; + unsigned short OCS : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short OCS : 1; + unsigned short TSS : 1; + unsigned short : 6; + unsigned short OCSAD : 1; + unsigned short TSSAD : 1; +#endif + } BIT; + } ADEXICR; + union { + unsigned short WORD; +// struct { +// unsigned short ANSB:16; +// } BIT; + } ADANSB; + union { + unsigned short WORD; +// struct { +// unsigned short :10; +// unsigned short ANSB1:1; +// } BIT; + } ADANSB1; + unsigned short ADDBLDR; + unsigned short ADTSDR; + unsigned short ADOCDR; + char wk2[2]; + unsigned short ADDR0; + unsigned short ADDR1; + unsigned short ADDR2; + unsigned short ADDR3; + unsigned short ADDR4; + unsigned short ADDR5; + unsigned short ADDR6; + unsigned short ADDR7; + unsigned short ADDR8; + unsigned short ADDR9; + unsigned short ADDR10; + unsigned short ADDR11; + unsigned short ADDR12; + unsigned short ADDR13; + unsigned short ADDR14; + unsigned short ADDR15; + char wk3[10]; + unsigned short ADDR21; + char wk4[20]; + unsigned char ADSSTR0; + unsigned char ADSSTRL; + char wk5[14]; + unsigned char ADSSTRT; + unsigned char ADSSTRO; + char wk6[1]; + unsigned char ADSSTR1; + unsigned char ADSSTR2; + unsigned char ADSSTR3; + unsigned char ADSSTR4; + unsigned char ADSSTR5; + unsigned char ADSSTR6; + unsigned char ADSSTR7; + char wk7[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char HVREFDIS : 1; + unsigned char OCSVSEL : 1; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char OCSVSEL : 1; + unsigned char HVREFDIS : 1; +#endif + } BIT; + } ADHVREFCNT; + char wk8[3]; + unsigned char ADSSTR21; +}; + +struct st_sci0 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CKS : 2; + unsigned char MP : 1; + unsigned char STOP : 1; + unsigned char PM : 1; + unsigned char PE : 1; + unsigned char CHR : 1; + unsigned char CM : 1; +#else + unsigned char CM : 1; + unsigned char CHR : 1; + unsigned char PE : 1; + unsigned char PM : 1; + unsigned char STOP : 1; + unsigned char MP : 1; + unsigned char CKS : 2; +#endif + } BIT; + } SMR; + unsigned char BRR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CKE : 2; + unsigned char TEIE : 1; + unsigned char MPIE : 1; + unsigned char RE : 1; + unsigned char TE : 1; + unsigned char RIE : 1; + unsigned char TIE : 1; +#else + unsigned char TIE : 1; + unsigned char RIE : 1; + unsigned char TE : 1; + unsigned char RE : 1; + unsigned char MPIE : 1; + unsigned char TEIE : 1; + unsigned char CKE : 2; +#endif + } BIT; + } SCR; + unsigned char TDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MPBT : 1; + unsigned char MPB : 1; + unsigned char TEND : 1; + unsigned char PER : 1; + unsigned char FER : 1; + unsigned char ORER : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char ORER : 1; + unsigned char FER : 1; + unsigned char PER : 1; + unsigned char TEND : 1; + unsigned char MPB : 1; + unsigned char MPBT : 1; +#endif + } BIT; + } SSR; + unsigned char RDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SMIF : 1; + unsigned char : 1; + unsigned char SINV : 1; + unsigned char SDIR : 1; + unsigned char : 3; + unsigned char BCP2 : 1; +#else + unsigned char BCP2 : 1; + unsigned char : 3; + unsigned char SDIR : 1; + unsigned char SINV : 1; + unsigned char : 1; + unsigned char SMIF : 1; +#endif + } BIT; + } SCMR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ACS0 : 1; + unsigned char : 3; + unsigned char ABCS : 1; + unsigned char NFEN : 1; + unsigned char : 1; + unsigned char RXDESEL : 1; +#else + unsigned char RXDESEL : 1; + unsigned char : 1; + unsigned char NFEN : 1; + unsigned char ABCS : 1; + unsigned char : 3; + unsigned char ACS0 : 1; +#endif + } BIT; + } SEMR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFCS : 3; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char NFCS : 3; +#endif + } BIT; + } SNFR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IICM : 1; + unsigned char : 2; + unsigned char IICDL : 5; +#else + unsigned char IICDL : 5; + unsigned char : 2; + unsigned char IICM : 1; +#endif + } BIT; + } SIMR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IICINTM : 1; + unsigned char IICCSC : 1; + unsigned char : 3; + unsigned char IICACKT : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char IICACKT : 1; + unsigned char : 3; + unsigned char IICCSC : 1; + unsigned char IICINTM : 1; +#endif + } BIT; + } SIMR2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IICSTAREQ : 1; + unsigned char IICRSTAREQ : 1; + unsigned char IICSTPREQ : 1; + unsigned char IICSTIF : 1; + unsigned char IICSDAS : 2; + unsigned char IICSCLS : 2; +#else + unsigned char IICSCLS : 2; + unsigned char IICSDAS : 2; + unsigned char IICSTIF : 1; + unsigned char IICSTPREQ : 1; + unsigned char IICRSTAREQ : 1; + unsigned char IICSTAREQ : 1; +#endif + } BIT; + } SIMR3; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IICACKR : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char IICACKR : 1; +#endif + } BIT; + } SISR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SSE : 1; + unsigned char CTSE : 1; + unsigned char MSS : 1; + unsigned char : 1; + unsigned char MFF : 1; + unsigned char : 1; + unsigned char CKPOL : 1; + unsigned char CKPH : 1; +#else + unsigned char CKPH : 1; + unsigned char CKPOL : 1; + unsigned char : 1; + unsigned char MFF : 1; + unsigned char : 1; + unsigned char MSS : 1; + unsigned char CTSE : 1; + unsigned char SSE : 1; +#endif + } BIT; + } SPMR; +}; + +struct st_sci12 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CKS : 2; + unsigned char MP : 1; + unsigned char STOP : 1; + unsigned char PM : 1; + unsigned char PE : 1; + unsigned char CHR : 1; + unsigned char CM : 1; +#else + unsigned char CM : 1; + unsigned char CHR : 1; + unsigned char PE : 1; + unsigned char PM : 1; + unsigned char STOP : 1; + unsigned char MP : 1; + unsigned char CKS : 2; +#endif + } BIT; + } SMR; + unsigned char BRR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CKE : 2; + unsigned char TEIE : 1; + unsigned char MPIE : 1; + unsigned char RE : 1; + unsigned char TE : 1; + unsigned char RIE : 1; + unsigned char TIE : 1; +#else + unsigned char TIE : 1; + unsigned char RIE : 1; + unsigned char TE : 1; + unsigned char RE : 1; + unsigned char MPIE : 1; + unsigned char TEIE : 1; + unsigned char CKE : 2; +#endif + } BIT; + } SCR; + unsigned char TDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MPBT : 1; + unsigned char MPB : 1; + unsigned char TEND : 1; + unsigned char PER : 1; + unsigned char FER : 1; + unsigned char ORER : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char ORER : 1; + unsigned char FER : 1; + unsigned char PER : 1; + unsigned char TEND : 1; + unsigned char MPB : 1; + unsigned char MPBT : 1; +#endif + } BIT; + } SSR; + unsigned char RDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SMIF : 1; + unsigned char : 1; + unsigned char SINV : 1; + unsigned char SDIR : 1; + unsigned char : 3; + unsigned char BCP2 : 1; +#else + unsigned char BCP2 : 1; + unsigned char : 3; + unsigned char SDIR : 1; + unsigned char SINV : 1; + unsigned char : 1; + unsigned char SMIF : 1; +#endif + } BIT; + } SCMR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ACS0 : 1; + unsigned char : 3; + unsigned char ABCS : 1; + unsigned char NFEN : 1; + unsigned char : 1; + unsigned char RXDESEL : 1; +#else + unsigned char RXDESEL : 1; + unsigned char : 1; + unsigned char NFEN : 1; + unsigned char ABCS : 1; + unsigned char : 3; + unsigned char ACS0 : 1; +#endif + } BIT; + } SEMR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char NFCS : 3; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char NFCS : 3; +#endif + } BIT; + } SNFR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IICM : 1; + unsigned char : 2; + unsigned char IICDL : 5; +#else + unsigned char IICDL : 5; + unsigned char : 2; + unsigned char IICM : 1; +#endif + } BIT; + } SIMR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IICINTM : 1; + unsigned char IICCSC : 1; + unsigned char : 3; + unsigned char IICACKT : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char IICACKT : 1; + unsigned char : 3; + unsigned char IICCSC : 1; + unsigned char IICINTM : 1; +#endif + } BIT; + } SIMR2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IICSTAREQ : 1; + unsigned char IICRSTAREQ : 1; + unsigned char IICSTPREQ : 1; + unsigned char IICSTIF : 1; + unsigned char IICSDAS : 2; + unsigned char IICSCLS : 2; +#else + unsigned char IICSCLS : 2; + unsigned char IICSDAS : 2; + unsigned char IICSTIF : 1; + unsigned char IICSTPREQ : 1; + unsigned char IICRSTAREQ : 1; + unsigned char IICSTAREQ : 1; +#endif + } BIT; + } SIMR3; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IICACKR : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char IICACKR : 1; +#endif + } BIT; + } SISR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SSE : 1; + unsigned char CTSE : 1; + unsigned char MSS : 1; + unsigned char : 1; + unsigned char MFF : 1; + unsigned char : 1; + unsigned char CKPOL : 1; + unsigned char CKPH : 1; +#else + unsigned char CKPH : 1; + unsigned char CKPOL : 1; + unsigned char : 1; + unsigned char MFF : 1; + unsigned char : 1; + unsigned char MSS : 1; + unsigned char CTSE : 1; + unsigned char SSE : 1; +#endif + } BIT; + } SPMR; + char wk0[18]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ESME : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char ESME : 1; +#endif + } BIT; + } ESMER; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 1; + unsigned char SFSF : 1; + unsigned char RXDSF : 1; + unsigned char BRME : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char BRME : 1; + unsigned char RXDSF : 1; + unsigned char SFSF : 1; + unsigned char : 1; +#endif + } BIT; + } CR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BFE : 1; + unsigned char CF0RE : 1; + unsigned char CF1DS : 2; + unsigned char PIBE : 1; + unsigned char PIBS : 3; +#else + unsigned char PIBS : 3; + unsigned char PIBE : 1; + unsigned char CF1DS : 2; + unsigned char CF0RE : 1; + unsigned char BFE : 1; +#endif + } BIT; + } CR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char DFCS : 3; + unsigned char : 1; + unsigned char BCCS : 2; + unsigned char RTS : 2; +#else + unsigned char RTS : 2; + unsigned char BCCS : 2; + unsigned char : 1; + unsigned char DFCS : 3; +#endif + } BIT; + } CR2; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SDST : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char SDST : 1; +#endif + } BIT; + } CR3; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TXDXPS : 1; + unsigned char RXDXPS : 1; + unsigned char : 2; + unsigned char SHARPS : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char SHARPS : 1; + unsigned char : 2; + unsigned char RXDXPS : 1; + unsigned char TXDXPS : 1; +#endif + } BIT; + } PCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BFDIE : 1; + unsigned char CF0MIE : 1; + unsigned char CF1MIE : 1; + unsigned char PIBDIE : 1; + unsigned char BCDIE : 1; + unsigned char AEDIE : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char AEDIE : 1; + unsigned char BCDIE : 1; + unsigned char PIBDIE : 1; + unsigned char CF1MIE : 1; + unsigned char CF0MIE : 1; + unsigned char BFDIE : 1; +#endif + } BIT; + } ICR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BFDF : 1; + unsigned char CF0MF : 1; + unsigned char CF1MF : 1; + unsigned char PIBDF : 1; + unsigned char BCDF : 1; + unsigned char AEDF : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char AEDF : 1; + unsigned char BCDF : 1; + unsigned char PIBDF : 1; + unsigned char CF1MF : 1; + unsigned char CF0MF : 1; + unsigned char BFDF : 1; +#endif + } BIT; + } STR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char BFDCL : 1; + unsigned char CF0MCL : 1; + unsigned char CF1MCL : 1; + unsigned char PIBDCL : 1; + unsigned char BCDCL : 1; + unsigned char AEDCL : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char AEDCL : 1; + unsigned char BCDCL : 1; + unsigned char PIBDCL : 1; + unsigned char CF1MCL : 1; + unsigned char CF0MCL : 1; + unsigned char BFDCL : 1; +#endif + } BIT; + } STCR; + unsigned char CF0DR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CF0CE0 : 1; + unsigned char CF0CE1 : 1; + unsigned char CF0CE2 : 1; + unsigned char CF0CE3 : 1; + unsigned char CF0CE4 : 1; + unsigned char CF0CE5 : 1; + unsigned char CF0CE6 : 1; + unsigned char CF0CE7 : 1; +#else + unsigned char CF0CE7 : 1; + unsigned char CF0CE6 : 1; + unsigned char CF0CE5 : 1; + unsigned char CF0CE4 : 1; + unsigned char CF0CE3 : 1; + unsigned char CF0CE2 : 1; + unsigned char CF0CE1 : 1; + unsigned char CF0CE0 : 1; +#endif + } BIT; + } CF0CR; + unsigned char CF0RR; + unsigned char PCF1DR; + unsigned char SCF1DR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CF1CE0 : 1; + unsigned char CF1CE1 : 1; + unsigned char CF1CE2 : 1; + unsigned char CF1CE3 : 1; + unsigned char CF1CE4 : 1; + unsigned char CF1CE5 : 1; + unsigned char CF1CE6 : 1; + unsigned char CF1CE7 : 1; +#else + unsigned char CF1CE7 : 1; + unsigned char CF1CE6 : 1; + unsigned char CF1CE5 : 1; + unsigned char CF1CE4 : 1; + unsigned char CF1CE3 : 1; + unsigned char CF1CE2 : 1; + unsigned char CF1CE1 : 1; + unsigned char CF1CE0 : 1; +#endif + } BIT; + } CF1CR; + unsigned char CF1RR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TCST : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char TCST : 1; +#endif + } BIT; + } TCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TOMS : 2; + unsigned char : 1; + unsigned char TWRC : 1; + unsigned char TCSS : 3; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char TCSS : 3; + unsigned char TWRC : 1; + unsigned char : 1; + unsigned char TOMS : 2; +#endif + } BIT; + } TMR; + unsigned char TPRE; + unsigned char TCNT; +}; + +struct st_smci { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CKS : 2; + unsigned char BCP : 2; + unsigned char PM : 1; + unsigned char PE : 1; + unsigned char BLK : 1; + unsigned char GM : 1; +#else + unsigned char GM : 1; + unsigned char BLK : 1; + unsigned char PE : 1; + unsigned char PM : 1; + unsigned char BCP : 2; + unsigned char CKS : 2; +#endif + } BIT; + } SMR; + unsigned char BRR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CKE : 2; + unsigned char TEIE : 1; + unsigned char MPIE : 1; + unsigned char RE : 1; + unsigned char TE : 1; + unsigned char RIE : 1; + unsigned char TIE : 1; +#else + unsigned char TIE : 1; + unsigned char RIE : 1; + unsigned char TE : 1; + unsigned char RE : 1; + unsigned char MPIE : 1; + unsigned char TEIE : 1; + unsigned char CKE : 2; +#endif + } BIT; + } SCR; + unsigned char TDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MPBT : 1; + unsigned char MPB : 1; + unsigned char TEND : 1; + unsigned char PER : 1; + unsigned char ERS : 1; + unsigned char ORER : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char ORER : 1; + unsigned char ERS : 1; + unsigned char PER : 1; + unsigned char TEND : 1; + unsigned char MPB : 1; + unsigned char MPBT : 1; +#endif + } BIT; + } SSR; + unsigned char RDR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SMIF : 1; + unsigned char : 1; + unsigned char SINV : 1; + unsigned char SDIR : 1; + unsigned char : 3; + unsigned char BCP2 : 1; +#else + unsigned char BCP2 : 1; + unsigned char : 3; + unsigned char SDIR : 1; + unsigned char SINV : 1; + unsigned char : 1; + unsigned char SMIF : 1; +#endif + } BIT; + } SCMR; +}; + +struct st_ssi { + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long REN : 1; + unsigned long TEN : 1; + unsigned long : 1; + unsigned long MUEN : 1; + unsigned long CKDV : 4; + unsigned long DEL : 1; + unsigned long PDTA : 1; + unsigned long SDTA : 1; + unsigned long SPDP : 1; + unsigned long SWSP : 1; + unsigned long SCKP : 1; + unsigned long SWSD : 1; + unsigned long SCKD : 1; + unsigned long SWL : 3; + unsigned long DWL : 3; + unsigned long CHNL : 2; + unsigned long : 1; + unsigned long IIEN : 1; + unsigned long ROIEN : 1; + unsigned long RUIEN : 1; + unsigned long TOIEN : 1; + unsigned long TUIEN : 1; + unsigned long CKS : 1; + unsigned long : 1; +#else + unsigned long : 1; + unsigned long CKS : 1; + unsigned long TUIEN : 1; + unsigned long TOIEN : 1; + unsigned long RUIEN : 1; + unsigned long ROIEN : 1; + unsigned long IIEN : 1; + unsigned long : 1; + unsigned long CHNL : 2; + unsigned long DWL : 3; + unsigned long SWL : 3; + unsigned long SCKD : 1; + unsigned long SWSD : 1; + unsigned long SCKP : 1; + unsigned long SWSP : 1; + unsigned long SPDP : 1; + unsigned long SDTA : 1; + unsigned long PDTA : 1; + unsigned long DEL : 1; + unsigned long CKDV : 4; + unsigned long MUEN : 1; + unsigned long : 1; + unsigned long TEN : 1; + unsigned long REN : 1; +#endif + } BIT; + } SSICR; + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long IDST : 1; + unsigned long RSWNO : 1; + unsigned long RCHNO : 2; + unsigned long TSWNO : 1; + unsigned long TCHNO : 2; + unsigned long : 18; + unsigned long IIRQ : 1; + unsigned long ROIRQ : 1; + unsigned long RUIRQ : 1; + unsigned long TOIRQ : 1; + unsigned long TUIRQ : 1; + unsigned long : 2; +#else + unsigned long : 2; + unsigned long TUIRQ : 1; + unsigned long TOIRQ : 1; + unsigned long RUIRQ : 1; + unsigned long ROIRQ : 1; + unsigned long IIRQ : 1; + unsigned long : 18; + unsigned long TCHNO : 2; + unsigned long TSWNO : 1; + unsigned long RCHNO : 2; + unsigned long RSWNO : 1; + unsigned long IDST : 1; +#endif + } BIT; + } SSISR; + char wk0[8]; + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long RFRST : 1; + unsigned long TFRST : 1; + unsigned long RIE : 1; + unsigned long TIE : 1; + unsigned long RTRG : 2; + unsigned long TTRG : 2; + unsigned long : 8; + unsigned long SSIRST : 1; + unsigned long : 14; + unsigned long AUCKE : 1; +#else + unsigned long AUCKE : 1; + unsigned long : 14; + unsigned long SSIRST : 1; + unsigned long : 8; + unsigned long TTRG : 2; + unsigned long RTRG : 2; + unsigned long TIE : 1; + unsigned long RIE : 1; + unsigned long TFRST : 1; + unsigned long RFRST : 1; +#endif + } BIT; + } SSIFCR; + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long RDF : 1; + unsigned long : 7; + unsigned long RDC : 4; + unsigned long : 4; + unsigned long TDE : 1; + unsigned long : 7; + unsigned long TDC : 4; + unsigned long : 4; +#else + unsigned long : 4; + unsigned long TDC : 4; + unsigned long : 7; + unsigned long TDE : 1; + unsigned long : 4; + unsigned long RDC : 4; + unsigned long : 7; + unsigned long RDF : 1; +#endif + } BIT; + } SSIFSR; + unsigned long SSIFTDR; + unsigned long SSIFRDR; + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long : 8; + unsigned long CONT : 1; + unsigned long : 23; +#else + unsigned long : 23; + unsigned long CONT : 1; + unsigned long : 8; +#endif + } BIT; + } SSITDMR; +}; + +struct st_system { + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short MD : 1; + unsigned short : 15; +#else + unsigned short : 15; + unsigned short MD : 1; +#endif + } BIT; + } MDMONR; + char wk0[6]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short RAME : 1; + unsigned short : 15; +#else + unsigned short : 15; + unsigned short RAME : 1; +#endif + } BIT; + } SYSCR1; + char wk1[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 15; + unsigned short SSBY : 1; +#else + unsigned short SSBY : 1; + unsigned short : 15; +#endif + } BIT; + } SBYCR; + char wk2[2]; + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long : 4; + unsigned long MSTPA4 : 1; + unsigned long MSTPA5 : 1; + unsigned long : 3; + unsigned long MSTPA9 : 1; + unsigned long : 4; + unsigned long MSTPA14 : 1; + unsigned long MSTPA15 : 1; + unsigned long : 1; + unsigned long MSTPA17 : 1; + unsigned long MSTPA18 : 1; + unsigned long : 9; + unsigned long MSTPA28 : 1; + unsigned long : 3; +#else + unsigned long : 3; + unsigned long MSTPA28 : 1; + unsigned long : 9; + unsigned long MSTPA18 : 1; + unsigned long MSTPA17 : 1; + unsigned long : 1; + unsigned long MSTPA15 : 1; + unsigned long MSTPA14 : 1; + unsigned long : 4; + unsigned long MSTPA9 : 1; + unsigned long : 3; + unsigned long MSTPA5 : 1; + unsigned long MSTPA4 : 1; + unsigned long : 4; +#endif + } BIT; + } MSTPCRA; + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long : 4; + unsigned long MSTPB4 : 1; + unsigned long : 1; + unsigned long MSTPB6 : 1; + unsigned long : 2; + unsigned long MSTPB9 : 1; + unsigned long MSTPB10 : 1; + unsigned long : 6; + unsigned long MSTPB17 : 1; + unsigned long : 1; + unsigned long MSTPB19 : 1; + unsigned long : 1; + unsigned long MSTPB21 : 1; + unsigned long : 1; + unsigned long MSTPB23 : 1; + unsigned long : 1; + unsigned long MSTPB25 : 1; + unsigned long MSTPB26 : 1; + unsigned long : 2; + unsigned long MSTPB29 : 1; + unsigned long MSTPB30 : 1; + unsigned long MSTPB31 : 1; +#else + unsigned long MSTPB31 : 1; + unsigned long MSTPB30 : 1; + unsigned long MSTPB29 : 1; + unsigned long : 2; + unsigned long MSTPB26 : 1; + unsigned long MSTPB25 : 1; + unsigned long : 1; + unsigned long MSTPB23 : 1; + unsigned long : 1; + unsigned long MSTPB21 : 1; + unsigned long : 1; + unsigned long MSTPB19 : 1; + unsigned long : 1; + unsigned long MSTPB17 : 1; + unsigned long : 6; + unsigned long MSTPB10 : 1; + unsigned long MSTPB9 : 1; + unsigned long : 2; + unsigned long MSTPB6 : 1; + unsigned long : 1; + unsigned long MSTPB4 : 1; + unsigned long : 4; +#endif + } BIT; + } MSTPCRB; + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long MSTPC0 : 1; + unsigned long : 18; + unsigned long MSTPC19 : 1; + unsigned long MSTPC20 : 1; + unsigned long : 5; + unsigned long MSTPC26 : 1; + unsigned long MSTPC27 : 1; + unsigned long : 3; + unsigned long DSLPE : 1; +#else + unsigned long DSLPE : 1; + unsigned long : 3; + unsigned long MSTPC27 : 1; + unsigned long MSTPC26 : 1; + unsigned long : 5; + unsigned long MSTPC20 : 1; + unsigned long MSTPC19 : 1; + unsigned long : 18; + unsigned long MSTPC0 : 1; +#endif + } BIT; + } MSTPCRC; + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long : 10; + unsigned long MSTPD10 : 1; + unsigned long MSTPD11 : 1; + unsigned long : 3; + unsigned long MSTPD15 : 1; + unsigned long : 16; +#else + unsigned long : 16; + unsigned long MSTPD15 : 1; + unsigned long : 3; + unsigned long MSTPD11 : 1; + unsigned long MSTPD10 : 1; + unsigned long : 10; +#endif + } BIT; + } MSTPCRD; + union { + unsigned long LONG; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned long PCKD : 4; + unsigned long : 4; + unsigned long PCKB : 4; + unsigned long : 12; + unsigned long ICK : 4; + unsigned long FCK : 4; +#else + unsigned long FCK : 4; + unsigned long ICK : 4; + unsigned long : 12; + unsigned long PCKB : 4; + unsigned long : 4; + unsigned long PCKD : 4; +#endif + } BIT; + } SCKCR; + char wk3[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short CKSEL : 3; + unsigned short : 5; +#else + unsigned short : 5; + unsigned short CKSEL : 3; + unsigned short : 8; +#endif + } BIT; + } SCKCR3; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PLIDIV : 2; + unsigned short : 6; + unsigned short STC : 6; + unsigned short : 2; +#else + unsigned short : 2; + unsigned short STC : 6; + unsigned short : 6; + unsigned short PLIDIV : 2; +#endif + } BIT; + } PLLCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PLLEN : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char PLLEN : 1; +#endif + } BIT; + } PLLCR2; + char wk4[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short UPLIDIV : 2; + unsigned short : 2; + unsigned short UCKUPLLSEL : 1; + unsigned short : 3; + unsigned short USTC : 6; + unsigned short : 2; +#else + unsigned short : 2; + unsigned short USTC : 6; + unsigned short : 3; + unsigned short UCKUPLLSEL : 1; + unsigned short : 2; + unsigned short UPLIDIV : 2; +#endif + } BIT; + } UPLLCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char UPLLEN : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char UPLLEN : 1; +#endif + } BIT; + } UPLLCR2; + char wk5[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MOSTP : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char MOSTP : 1; +#endif + } BIT; + } MOSCCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SOSTP : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char SOSTP : 1; +#endif + } BIT; + } SOSCCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LCSTP : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char LCSTP : 1; +#endif + } BIT; + } LOCOCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char ILCSTP : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char ILCSTP : 1; +#endif + } BIT; + } ILOCOCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char HCSTP : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char HCSTP : 1; +#endif + } BIT; + } HOCOCR; + char wk6[5]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MOOVF : 1; + unsigned char : 1; + unsigned char PLOVF : 1; + unsigned char HCOVF : 1; + unsigned char : 1; + unsigned char UPLOVF : 1; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char UPLOVF : 1; + unsigned char : 1; + unsigned char HCOVF : 1; + unsigned char PLOVF : 1; + unsigned char : 1; + unsigned char MOOVF : 1; +#endif + } BIT; + } OSCOVFSR; + char wk7[1]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short CKOSEL : 3; + unsigned short : 1; + unsigned short CKODIV : 3; + unsigned short CKOSTP : 1; +#else + unsigned short CKOSTP : 1; + unsigned short CKODIV : 3; + unsigned short : 1; + unsigned short CKOSEL : 3; + unsigned short : 8; +#endif + } BIT; + } CKOCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OSTDIE : 1; + unsigned char : 6; + unsigned char OSTDE : 1; +#else + unsigned char OSTDE : 1; + unsigned char : 6; + unsigned char OSTDIE : 1; +#endif + } BIT; + } OSTDCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OSTDF : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char OSTDF : 1; +#endif + } BIT; + } OSTDSR; + char wk8[14]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LCDSCLKSEL : 3; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char LCDSCLKSEL : 3; +#endif + } BIT; + } LCDSCLKCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LCDSCLKSTP : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char LCDSCLKSTP : 1; +#endif + } BIT; + } LCDSCLKCR2; + char wk9[78]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OPCM : 3; + unsigned char : 1; + unsigned char OPCMTSF : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char OPCMTSF : 1; + unsigned char : 1; + unsigned char OPCM : 3; +#endif + } BIT; + } OPCCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char RSTCKSEL : 3; + unsigned char : 4; + unsigned char RSTCKEN : 1; +#else + unsigned char RSTCKEN : 1; + unsigned char : 4; + unsigned char RSTCKSEL : 3; +#endif + } BIT; + } RSTCKCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char MSTS : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char MSTS : 5; +#endif + } BIT; + } MOSCWTCR; + char wk10[2]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char HSTS : 5; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char HSTS : 5; +#endif + } BIT; + } HOCOWTCR; + char wk11[4]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char SOPCM : 1; + unsigned char : 3; + unsigned char SOPCMTSF : 1; + unsigned char : 3; +#else + unsigned char : 3; + unsigned char SOPCMTSF : 1; + unsigned char : 3; + unsigned char SOPCM : 1; +#endif + } BIT; + } SOPCCR; + char wk12[21]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char IWDTRF : 1; + unsigned char : 1; + unsigned char SWRF : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char SWRF : 1; + unsigned char : 1; + unsigned char IWDTRF : 1; +#endif + } BIT; + } RSTSR2; + char wk13[1]; + unsigned short SWRR; + char wk14[28]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LVD1IDTSEL : 2; + unsigned char LVD1IRQSEL : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char LVD1IRQSEL : 1; + unsigned char LVD1IDTSEL : 2; +#endif + } BIT; + } LVD1CR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LVD1DET : 1; + unsigned char LVD1MON : 1; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char LVD1MON : 1; + unsigned char LVD1DET : 1; +#endif + } BIT; + } LVD1SR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LVD2IDTSEL : 2; + unsigned char LVD2IRQSEL : 1; + unsigned char : 5; +#else + unsigned char : 5; + unsigned char LVD2IRQSEL : 1; + unsigned char LVD2IDTSEL : 2; +#endif + } BIT; + } LVD2CR1; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LVD2DET : 1; + unsigned char LVD2MON : 1; + unsigned char : 6; +#else + unsigned char : 6; + unsigned char LVD2MON : 1; + unsigned char LVD2DET : 1; +#endif + } BIT; + } LVD2SR; + char wk15[794]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PRC0 : 1; + unsigned short PRC1 : 1; + unsigned short PRC2 : 1; + unsigned short PRC3 : 1; + unsigned short : 4; + unsigned short PRKEY : 8; +#else + unsigned short PRKEY : 8; + unsigned short : 4; + unsigned short PRC3 : 1; + unsigned short PRC2 : 1; + unsigned short PRC1 : 1; + unsigned short PRC0 : 1; +#endif + } BIT; + } PRCR; + char wk16[48784]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char PORF : 1; + unsigned char : 1; + unsigned char LVD1RF : 1; + unsigned char LVD2RF : 1; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char LVD2RF : 1; + unsigned char LVD1RF : 1; + unsigned char : 1; + unsigned char PORF : 1; +#endif + } BIT; + } RSTSR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CWSF : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char CWSF : 1; +#endif + } BIT; + } RSTSR1; + char wk17[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 5; + unsigned char MODRV21 : 1; + unsigned char MOSEL : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char MOSEL : 1; + unsigned char MODRV21 : 1; + unsigned char : 5; +#endif + } BIT; + } MOFCR; + char wk18[3]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 3; + unsigned char EXVCCINP2 : 1; + unsigned char : 1; + unsigned char LVD1E : 1; + unsigned char LVD2E : 1; + unsigned char : 1; +#else + unsigned char : 1; + unsigned char LVD2E : 1; + unsigned char LVD1E : 1; + unsigned char : 1; + unsigned char EXVCCINP2 : 1; + unsigned char : 3; +#endif + } BIT; + } LVCMPCR; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LVD1LVL : 4; + unsigned char LVD2LVL : 2; + unsigned char : 2; +#else + unsigned char : 2; + unsigned char LVD2LVL : 2; + unsigned char LVD1LVL : 4; +#endif + } BIT; + } LVDLVLR; + char wk19[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LVD1RIE : 1; + unsigned char : 1; + unsigned char LVD1CMPE : 1; + unsigned char : 3; + unsigned char LVD1RI : 1; + unsigned char LVD1RN : 1; +#else + unsigned char LVD1RN : 1; + unsigned char LVD1RI : 1; + unsigned char : 3; + unsigned char LVD1CMPE : 1; + unsigned char : 1; + unsigned char LVD1RIE : 1; +#endif + } BIT; + } LVD1CR0; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char LVD2RIE : 1; + unsigned char : 1; + unsigned char LVD2CMPE : 1; + unsigned char : 3; + unsigned char LVD2RI : 1; + unsigned char LVD2RN : 1; +#else + unsigned char LVD2RN : 1; + unsigned char LVD2RI : 1; + unsigned char : 3; + unsigned char LVD2CMPE : 1; + unsigned char : 1; + unsigned char LVD2RIE : 1; +#endif + } BIT; + } LVD2CR0; +}; + +struct st_temps { + unsigned char TSCDRL; + unsigned char TSCDRH; +}; + +struct st_tmr0 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 3; + unsigned char CCLR : 2; + unsigned char OVIE : 1; + unsigned char CMIEA : 1; + unsigned char CMIEB : 1; +#else + unsigned char CMIEB : 1; + unsigned char CMIEA : 1; + unsigned char OVIE : 1; + unsigned char CCLR : 2; + unsigned char : 3; +#endif + } BIT; + } TCR; + char wk0[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OSA : 2; + unsigned char OSB : 2; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char OSB : 2; + unsigned char OSA : 2; +#endif + } BIT; + } TCSR; + char wk1[1]; + unsigned char TCORA; + char wk2[1]; + unsigned char TCORB; + char wk3[1]; + unsigned char TCNT; + char wk4[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CKS : 3; + unsigned char CSS : 2; + unsigned char : 2; + unsigned char TMRIS : 1; +#else + unsigned char TMRIS : 1; + unsigned char : 2; + unsigned char CSS : 2; + unsigned char CKS : 3; +#endif + } BIT; + } TCCR; + char wk5[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char TCS : 1; + unsigned char : 7; +#else + unsigned char : 7; + unsigned char TCS : 1; +#endif + } BIT; + } TCSTR; +}; + +struct st_tmr1 { + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char : 3; + unsigned char CCLR : 2; + unsigned char OVIE : 1; + unsigned char CMIEA : 1; + unsigned char CMIEB : 1; +#else + unsigned char CMIEB : 1; + unsigned char CMIEA : 1; + unsigned char OVIE : 1; + unsigned char CCLR : 2; + unsigned char : 3; +#endif + } BIT; + } TCR; + char wk0[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char OSA : 2; + unsigned char OSB : 2; + unsigned char : 4; +#else + unsigned char : 4; + unsigned char OSB : 2; + unsigned char OSA : 2; +#endif + } BIT; + } TCSR; + char wk1[1]; + unsigned char TCORA; + char wk2[1]; + unsigned char TCORB; + char wk3[1]; + unsigned char TCNT; + char wk4[1]; + union { + unsigned char BYTE; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned char CKS : 3; + unsigned char CSS : 2; + unsigned char : 2; + unsigned char TMRIS : 1; +#else + unsigned char TMRIS : 1; + unsigned char : 2; + unsigned char CSS : 2; + unsigned char CKS : 3; +#endif + } BIT; + } TCCR; +}; + +struct st_tmr01 { + unsigned short TCORA; + unsigned short TCORB; + unsigned short TCNT; + unsigned short TCCR; +}; + +struct st_usb0 { + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short USBE : 1; + unsigned short : 2; + unsigned short DMRPU : 1; + unsigned short DPRPU : 1; + unsigned short DRPD : 1; + unsigned short DCFM : 1; + unsigned short : 1; + unsigned short CNEN : 1; + unsigned short : 1; + unsigned short SCKE : 1; + unsigned short : 5; +#else + unsigned short : 5; + unsigned short SCKE : 1; + unsigned short : 1; + unsigned short CNEN : 1; + unsigned short : 1; + unsigned short DCFM : 1; + unsigned short DRPD : 1; + unsigned short DPRPU : 1; + unsigned short DMRPU : 1; + unsigned short : 2; + unsigned short USBE : 1; +#endif + } BIT; + } SYSCFG; + char wk0[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short LNST : 2; + unsigned short IDMON : 1; + unsigned short : 3; + unsigned short HTACT : 1; + unsigned short : 7; + unsigned short OVCMON : 2; +#else + unsigned short OVCMON : 2; + unsigned short : 7; + unsigned short HTACT : 1; + unsigned short : 3; + unsigned short IDMON : 1; + unsigned short LNST : 2; +#endif + } BIT; + } SYSSTS0; + char wk1[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short RHST : 3; + unsigned short : 1; + unsigned short UACT : 1; + unsigned short RESUME : 1; + unsigned short USBRST : 1; + unsigned short RWUPE : 1; + unsigned short WKUP : 1; + unsigned short VBUSEN : 1; + unsigned short EXICEN : 1; + unsigned short HNPBTOA : 1; + unsigned short : 4; +#else + unsigned short : 4; + unsigned short HNPBTOA : 1; + unsigned short EXICEN : 1; + unsigned short VBUSEN : 1; + unsigned short WKUP : 1; + unsigned short RWUPE : 1; + unsigned short USBRST : 1; + unsigned short RESUME : 1; + unsigned short UACT : 1; + unsigned short : 1; + unsigned short RHST : 3; +#endif + } BIT; + } DVSTCTR0; + char wk2[10]; + union { + unsigned short WORD; + struct { + unsigned char L; + unsigned char H; + } BYTE; + } CFIFO; + char wk3[2]; + union { + unsigned short WORD; + struct { + unsigned char L; + unsigned char H; + } BYTE; + } D0FIFO; + char wk4[2]; + union { + unsigned short WORD; + struct { + unsigned char L; + unsigned char H; + } BYTE; + } D1FIFO; + char wk5[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CURPIPE : 4; + unsigned short : 1; + unsigned short ISEL : 1; + unsigned short : 2; + unsigned short BIGEND : 1; + unsigned short : 1; + unsigned short MBW : 1; + unsigned short : 3; + unsigned short REW : 1; + unsigned short RCNT : 1; +#else + unsigned short RCNT : 1; + unsigned short REW : 1; + unsigned short : 3; + unsigned short MBW : 1; + unsigned short : 1; + unsigned short BIGEND : 1; + unsigned short : 2; + unsigned short ISEL : 1; + unsigned short : 1; + unsigned short CURPIPE : 4; +#endif + } BIT; + } CFIFOSEL; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short DTLN : 9; + unsigned short : 4; + unsigned short FRDY : 1; + unsigned short BCLR : 1; + unsigned short BVAL : 1; +#else + unsigned short BVAL : 1; + unsigned short BCLR : 1; + unsigned short FRDY : 1; + unsigned short : 4; + unsigned short DTLN : 9; +#endif + } BIT; + } CFIFOCTR; + char wk6[4]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CURPIPE : 4; + unsigned short : 4; + unsigned short BIGEND : 1; + unsigned short : 1; + unsigned short MBW : 1; + unsigned short : 1; + unsigned short DREQE : 1; + unsigned short DCLRM : 1; + unsigned short REW : 1; + unsigned short RCNT : 1; +#else + unsigned short RCNT : 1; + unsigned short REW : 1; + unsigned short DCLRM : 1; + unsigned short DREQE : 1; + unsigned short : 1; + unsigned short MBW : 1; + unsigned short : 1; + unsigned short BIGEND : 1; + unsigned short : 4; + unsigned short CURPIPE : 4; +#endif + } BIT; + } D0FIFOSEL; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short DTLN : 9; + unsigned short : 4; + unsigned short FRDY : 1; + unsigned short BCLR : 1; + unsigned short BVAL : 1; +#else + unsigned short BVAL : 1; + unsigned short BCLR : 1; + unsigned short FRDY : 1; + unsigned short : 4; + unsigned short DTLN : 9; +#endif + } BIT; + } D0FIFOCTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CURPIPE : 4; + unsigned short : 4; + unsigned short BIGEND : 1; + unsigned short : 1; + unsigned short MBW : 1; + unsigned short : 1; + unsigned short DREQE : 1; + unsigned short DCLRM : 1; + unsigned short REW : 1; + unsigned short RCNT : 1; +#else + unsigned short RCNT : 1; + unsigned short REW : 1; + unsigned short DCLRM : 1; + unsigned short DREQE : 1; + unsigned short : 1; + unsigned short MBW : 1; + unsigned short : 1; + unsigned short BIGEND : 1; + unsigned short : 4; + unsigned short CURPIPE : 4; +#endif + } BIT; + } D1FIFOSEL; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short DTLN : 9; + unsigned short : 4; + unsigned short FRDY : 1; + unsigned short BCLR : 1; + unsigned short BVAL : 1; +#else + unsigned short BVAL : 1; + unsigned short BCLR : 1; + unsigned short FRDY : 1; + unsigned short : 4; + unsigned short DTLN : 9; +#endif + } BIT; + } D1FIFOCTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short BRDYE : 1; + unsigned short NRDYE : 1; + unsigned short BEMPE : 1; + unsigned short CTRE : 1; + unsigned short DVSE : 1; + unsigned short SOFE : 1; + unsigned short RSME : 1; + unsigned short VBSE : 1; +#else + unsigned short VBSE : 1; + unsigned short RSME : 1; + unsigned short SOFE : 1; + unsigned short DVSE : 1; + unsigned short CTRE : 1; + unsigned short BEMPE : 1; + unsigned short NRDYE : 1; + unsigned short BRDYE : 1; + unsigned short : 8; +#endif + } BIT; + } INTENB0; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PDDETINTE0 : 1; + unsigned short : 3; + unsigned short SACKE : 1; + unsigned short SIGNE : 1; + unsigned short EOFERRE : 1; + unsigned short : 4; + unsigned short ATTCHE : 1; + unsigned short DTCHE : 1; + unsigned short : 1; + unsigned short BCHGE : 1; + unsigned short OVRCRE : 1; +#else + unsigned short OVRCRE : 1; + unsigned short BCHGE : 1; + unsigned short : 1; + unsigned short DTCHE : 1; + unsigned short ATTCHE : 1; + unsigned short : 4; + unsigned short EOFERRE : 1; + unsigned short SIGNE : 1; + unsigned short SACKE : 1; + unsigned short : 3; + unsigned short PDDETINTE0 : 1; +#endif + } BIT; + } INTENB1; + char wk7[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PIPE0BRDYE : 1; + unsigned short PIPE1BRDYE : 1; + unsigned short PIPE2BRDYE : 1; + unsigned short PIPE3BRDYE : 1; + unsigned short PIPE4BRDYE : 1; + unsigned short PIPE5BRDYE : 1; + unsigned short PIPE6BRDYE : 1; + unsigned short PIPE7BRDYE : 1; + unsigned short PIPE8BRDYE : 1; + unsigned short PIPE9BRDYE : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short PIPE9BRDYE : 1; + unsigned short PIPE8BRDYE : 1; + unsigned short PIPE7BRDYE : 1; + unsigned short PIPE6BRDYE : 1; + unsigned short PIPE5BRDYE : 1; + unsigned short PIPE4BRDYE : 1; + unsigned short PIPE3BRDYE : 1; + unsigned short PIPE2BRDYE : 1; + unsigned short PIPE1BRDYE : 1; + unsigned short PIPE0BRDYE : 1; +#endif + } BIT; + } BRDYENB; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PIPE0NRDYE : 1; + unsigned short PIPE1NRDYE : 1; + unsigned short PIPE2NRDYE : 1; + unsigned short PIPE3NRDYE : 1; + unsigned short PIPE4NRDYE : 1; + unsigned short PIPE5NRDYE : 1; + unsigned short PIPE6NRDYE : 1; + unsigned short PIPE7NRDYE : 1; + unsigned short PIPE8NRDYE : 1; + unsigned short PIPE9NRDYE : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short PIPE9NRDYE : 1; + unsigned short PIPE8NRDYE : 1; + unsigned short PIPE7NRDYE : 1; + unsigned short PIPE6NRDYE : 1; + unsigned short PIPE5NRDYE : 1; + unsigned short PIPE4NRDYE : 1; + unsigned short PIPE3NRDYE : 1; + unsigned short PIPE2NRDYE : 1; + unsigned short PIPE1NRDYE : 1; + unsigned short PIPE0NRDYE : 1; +#endif + } BIT; + } NRDYENB; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PIPE0BEMPE : 1; + unsigned short PIPE1BEMPE : 1; + unsigned short PIPE2BEMPE : 1; + unsigned short PIPE3BEMPE : 1; + unsigned short PIPE4BEMPE : 1; + unsigned short PIPE5BEMPE : 1; + unsigned short PIPE6BEMPE : 1; + unsigned short PIPE7BEMPE : 1; + unsigned short PIPE8BEMPE : 1; + unsigned short PIPE9BEMPE : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short PIPE9BEMPE : 1; + unsigned short PIPE8BEMPE : 1; + unsigned short PIPE7BEMPE : 1; + unsigned short PIPE6BEMPE : 1; + unsigned short PIPE5BEMPE : 1; + unsigned short PIPE4BEMPE : 1; + unsigned short PIPE3BEMPE : 1; + unsigned short PIPE2BEMPE : 1; + unsigned short PIPE1BEMPE : 1; + unsigned short PIPE0BEMPE : 1; +#endif + } BIT; + } BEMPENB; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 4; + unsigned short EDGESTS : 1; + unsigned short : 1; + unsigned short BRDYM : 1; + unsigned short : 1; + unsigned short TRNENSEL : 1; + unsigned short : 7; +#else + unsigned short : 7; + unsigned short TRNENSEL : 1; + unsigned short : 1; + unsigned short BRDYM : 1; + unsigned short : 1; + unsigned short EDGESTS : 1; + unsigned short : 4; +#endif + } BIT; + } SOFCFG; + char wk8[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short CTSQ : 3; + unsigned short VALID : 1; + unsigned short DVSQ : 3; + unsigned short VBSTS : 1; + unsigned short BRDY : 1; + unsigned short NRDY : 1; + unsigned short BEMP : 1; + unsigned short CTRT : 1; + unsigned short DVST : 1; + unsigned short SOFR : 1; + unsigned short RESM : 1; + unsigned short VBINT : 1; +#else + unsigned short VBINT : 1; + unsigned short RESM : 1; + unsigned short SOFR : 1; + unsigned short DVST : 1; + unsigned short CTRT : 1; + unsigned short BEMP : 1; + unsigned short NRDY : 1; + unsigned short BRDY : 1; + unsigned short VBSTS : 1; + unsigned short DVSQ : 3; + unsigned short VALID : 1; + unsigned short CTSQ : 3; +#endif + } BIT; + } INTSTS0; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PDDETINT0 : 1; + unsigned short : 3; + unsigned short SACK : 1; + unsigned short SIGN : 1; + unsigned short EOFERR : 1; + unsigned short : 4; + unsigned short ATTCH : 1; + unsigned short DTCH : 1; + unsigned short : 1; + unsigned short BCHG : 1; + unsigned short OVRCR : 1; +#else + unsigned short OVRCR : 1; + unsigned short BCHG : 1; + unsigned short : 1; + unsigned short DTCH : 1; + unsigned short ATTCH : 1; + unsigned short : 4; + unsigned short EOFERR : 1; + unsigned short SIGN : 1; + unsigned short SACK : 1; + unsigned short : 3; + unsigned short PDDETINT0 : 1; +#endif + } BIT; + } INTSTS1; + char wk9[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PIPE0BRDY : 1; + unsigned short PIPE1BRDY : 1; + unsigned short PIPE2BRDY : 1; + unsigned short PIPE3BRDY : 1; + unsigned short PIPE4BRDY : 1; + unsigned short PIPE5BRDY : 1; + unsigned short PIPE6BRDY : 1; + unsigned short PIPE7BRDY : 1; + unsigned short PIPE8BRDY : 1; + unsigned short PIPE9BRDY : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short PIPE9BRDY : 1; + unsigned short PIPE8BRDY : 1; + unsigned short PIPE7BRDY : 1; + unsigned short PIPE6BRDY : 1; + unsigned short PIPE5BRDY : 1; + unsigned short PIPE4BRDY : 1; + unsigned short PIPE3BRDY : 1; + unsigned short PIPE2BRDY : 1; + unsigned short PIPE1BRDY : 1; + unsigned short PIPE0BRDY : 1; +#endif + } BIT; + } BRDYSTS; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PIPE0NRDY : 1; + unsigned short PIPE1NRDY : 1; + unsigned short PIPE2NRDY : 1; + unsigned short PIPE3NRDY : 1; + unsigned short PIPE4NRDY : 1; + unsigned short PIPE5NRDY : 1; + unsigned short PIPE6NRDY : 1; + unsigned short PIPE7NRDY : 1; + unsigned short PIPE8NRDY : 1; + unsigned short PIPE9NRDY : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short PIPE9NRDY : 1; + unsigned short PIPE8NRDY : 1; + unsigned short PIPE7NRDY : 1; + unsigned short PIPE6NRDY : 1; + unsigned short PIPE5NRDY : 1; + unsigned short PIPE4NRDY : 1; + unsigned short PIPE3NRDY : 1; + unsigned short PIPE2NRDY : 1; + unsigned short PIPE1NRDY : 1; + unsigned short PIPE0NRDY : 1; +#endif + } BIT; + } NRDYSTS; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PIPE0BEMP : 1; + unsigned short PIPE1BEMP : 1; + unsigned short PIPE2BEMP : 1; + unsigned short PIPE3BEMP : 1; + unsigned short PIPE4BEMP : 1; + unsigned short PIPE5BEMP : 1; + unsigned short PIPE6BEMP : 1; + unsigned short PIPE7BEMP : 1; + unsigned short PIPE8BEMP : 1; + unsigned short PIPE9BEMP : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short PIPE9BEMP : 1; + unsigned short PIPE8BEMP : 1; + unsigned short PIPE7BEMP : 1; + unsigned short PIPE6BEMP : 1; + unsigned short PIPE5BEMP : 1; + unsigned short PIPE4BEMP : 1; + unsigned short PIPE3BEMP : 1; + unsigned short PIPE2BEMP : 1; + unsigned short PIPE1BEMP : 1; + unsigned short PIPE0BEMP : 1; +#endif + } BIT; + } BEMPSTS; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short FRNM : 11; + unsigned short : 3; + unsigned short CRCE : 1; + unsigned short OVRN : 1; +#else + unsigned short OVRN : 1; + unsigned short CRCE : 1; + unsigned short : 3; + unsigned short FRNM : 11; +#endif + } BIT; + } FRMNUM; + char wk10[6]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short BMREQUESTTYPE : 8; + unsigned short BREQUEST : 8; +#else + unsigned short BREQUEST : 8; + unsigned short BMREQUESTTYPE : 8; +#endif + } BIT; + } USBREQ; + unsigned short USBVAL; + unsigned short USBINDX; + unsigned short USBLENG; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 4; + unsigned short DIR : 1; + unsigned short : 2; + unsigned short SHTNAK : 1; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short SHTNAK : 1; + unsigned short : 2; + unsigned short DIR : 1; + unsigned short : 4; +#endif + } BIT; + } DCPCFG; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short MXPS : 7; + unsigned short : 5; + unsigned short DEVSEL : 4; +#else + unsigned short DEVSEL : 4; + unsigned short : 5; + unsigned short MXPS : 7; +#endif + } BIT; + } DCPMAXP; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short CCPL : 1; + unsigned short : 2; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short : 2; + unsigned short SUREQCLR : 1; + unsigned short : 2; + unsigned short SUREQ : 1; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short SUREQ : 1; + unsigned short : 2; + unsigned short SUREQCLR : 1; + unsigned short : 2; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 2; + unsigned short CCPL : 1; + unsigned short PID : 2; +#endif + } BIT; + } DCPCTR; + char wk11[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PIPESEL : 4; + unsigned short : 12; +#else + unsigned short : 12; + unsigned short PIPESEL : 4; +#endif + } BIT; + } PIPESEL; + char wk12[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short EPNUM : 4; + unsigned short DIR : 1; + unsigned short : 2; + unsigned short SHTNAK : 1; + unsigned short : 1; + unsigned short DBLB : 1; + unsigned short BFRE : 1; + unsigned short : 3; + unsigned short TYPE : 2; +#else + unsigned short TYPE : 2; + unsigned short : 3; + unsigned short BFRE : 1; + unsigned short DBLB : 1; + unsigned short : 1; + unsigned short SHTNAK : 1; + unsigned short : 2; + unsigned short DIR : 1; + unsigned short EPNUM : 4; +#endif + } BIT; + } PIPECFG; + char wk13[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short MXPS : 9; + unsigned short : 3; + unsigned short DEVSEL : 4; +#else + unsigned short DEVSEL : 4; + unsigned short : 3; + unsigned short MXPS : 9; +#endif + } BIT; + } PIPEMAXP; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short IITV : 3; + unsigned short : 9; + unsigned short IFIS : 1; + unsigned short : 3; +#else + unsigned short : 3; + unsigned short IFIS : 1; + unsigned short : 9; + unsigned short IITV : 3; +#endif + } BIT; + } PIPEPERI; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short : 3; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short ACLRM : 1; + unsigned short ATREPM : 1; + unsigned short : 3; + unsigned short INBUFM : 1; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short INBUFM : 1; + unsigned short : 3; + unsigned short ATREPM : 1; + unsigned short ACLRM : 1; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 3; + unsigned short PID : 2; +#endif + } BIT; + } PIPE1CTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short : 3; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short ACLRM : 1; + unsigned short ATREPM : 1; + unsigned short : 3; + unsigned short INBUFM : 1; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short INBUFM : 1; + unsigned short : 3; + unsigned short ATREPM : 1; + unsigned short ACLRM : 1; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 3; + unsigned short PID : 2; +#endif + } BIT; + } PIPE2CTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short : 3; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short ACLRM : 1; + unsigned short ATREPM : 1; + unsigned short : 3; + unsigned short INBUFM : 1; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short INBUFM : 1; + unsigned short : 3; + unsigned short ATREPM : 1; + unsigned short ACLRM : 1; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 3; + unsigned short PID : 2; +#endif + } BIT; + } PIPE3CTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short : 3; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short ACLRM : 1; + unsigned short ATREPM : 1; + unsigned short : 3; + unsigned short INBUFM : 1; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short INBUFM : 1; + unsigned short : 3; + unsigned short ATREPM : 1; + unsigned short ACLRM : 1; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 3; + unsigned short PID : 2; +#endif + } BIT; + } PIPE4CTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short : 3; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short ACLRM : 1; + unsigned short ATREPM : 1; + unsigned short : 3; + unsigned short INBUFM : 1; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short INBUFM : 1; + unsigned short : 3; + unsigned short ATREPM : 1; + unsigned short ACLRM : 1; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 3; + unsigned short PID : 2; +#endif + } BIT; + } PIPE5CTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short : 3; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short ACLRM : 1; + unsigned short : 5; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short : 5; + unsigned short ACLRM : 1; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 3; + unsigned short PID : 2; +#endif + } BIT; + } PIPE6CTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short : 3; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short ACLRM : 1; + unsigned short : 5; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short : 5; + unsigned short ACLRM : 1; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 3; + unsigned short PID : 2; +#endif + } BIT; + } PIPE7CTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short : 3; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short ACLRM : 1; + unsigned short : 5; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short : 5; + unsigned short ACLRM : 1; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 3; + unsigned short PID : 2; +#endif + } BIT; + } PIPE8CTR; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short PID : 2; + unsigned short : 3; + unsigned short PBUSY : 1; + unsigned short SQMON : 1; + unsigned short SQSET : 1; + unsigned short SQCLR : 1; + unsigned short ACLRM : 1; + unsigned short : 5; + unsigned short BSTS : 1; +#else + unsigned short BSTS : 1; + unsigned short : 5; + unsigned short ACLRM : 1; + unsigned short SQCLR : 1; + unsigned short SQSET : 1; + unsigned short SQMON : 1; + unsigned short PBUSY : 1; + unsigned short : 3; + unsigned short PID : 2; +#endif + } BIT; + } PIPE9CTR; + char wk14[14]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short TRCLR : 1; + unsigned short TRENB : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short TRENB : 1; + unsigned short TRCLR : 1; + unsigned short : 8; +#endif + } BIT; + } PIPE1TRE; + unsigned short PIPE1TRN; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short TRCLR : 1; + unsigned short TRENB : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short TRENB : 1; + unsigned short TRCLR : 1; + unsigned short : 8; +#endif + } BIT; + } PIPE2TRE; + unsigned short PIPE2TRN; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short TRCLR : 1; + unsigned short TRENB : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short TRENB : 1; + unsigned short TRCLR : 1; + unsigned short : 8; +#endif + } BIT; + } PIPE3TRE; + unsigned short PIPE3TRN; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short TRCLR : 1; + unsigned short TRENB : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short TRENB : 1; + unsigned short TRCLR : 1; + unsigned short : 8; +#endif + } BIT; + } PIPE4TRE; + unsigned short PIPE4TRN; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 8; + unsigned short TRCLR : 1; + unsigned short TRENB : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short TRENB : 1; + unsigned short TRCLR : 1; + unsigned short : 8; +#endif + } BIT; + } PIPE5TRE; + unsigned short PIPE5TRN; + char wk15[12]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short RPDME0 : 1; + unsigned short IDPSRCE0 : 1; + unsigned short IDMSINKE0 : 1; + unsigned short VDPSRCE0 : 1; + unsigned short IDPSINKE0 : 1; + unsigned short VDMSRCE0 : 1; + unsigned short : 1; + unsigned short BATCHGE0 : 1; + unsigned short CHGDETSTS0 : 1; + unsigned short PDDETSTS0 : 1; + unsigned short : 6; +#else + unsigned short : 6; + unsigned short PDDETSTS0 : 1; + unsigned short CHGDETSTS0 : 1; + unsigned short BATCHGE0 : 1; + unsigned short : 1; + unsigned short VDMSRCE0 : 1; + unsigned short IDPSINKE0 : 1; + unsigned short VDPSRCE0 : 1; + unsigned short IDMSINKE0 : 1; + unsigned short IDPSRCE0 : 1; + unsigned short RPDME0 : 1; +#endif + } BIT; + } USBBCCTRL0; + char wk16[26]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short VDDUSBE : 1; + unsigned short : 15; +#else + unsigned short : 15; + unsigned short VDDUSBE : 1; +#endif + } BIT; + } USBMC; + char wk17[2]; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 6; + unsigned short USBSPD : 2; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short USBSPD : 2; + unsigned short : 6; +#endif + } BIT; + } DEVADD0; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 6; + unsigned short USBSPD : 2; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short USBSPD : 2; + unsigned short : 6; +#endif + } BIT; + } DEVADD1; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 6; + unsigned short USBSPD : 2; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short USBSPD : 2; + unsigned short : 6; +#endif + } BIT; + } DEVADD2; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 6; + unsigned short USBSPD : 2; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short USBSPD : 2; + unsigned short : 6; +#endif + } BIT; + } DEVADD3; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 6; + unsigned short USBSPD : 2; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short USBSPD : 2; + unsigned short : 6; +#endif + } BIT; + } DEVADD4; + union { + unsigned short WORD; + struct { + +#ifdef __RX_LITTLE_ENDIAN__ + unsigned short : 6; + unsigned short USBSPD : 2; + unsigned short : 8; +#else + unsigned short : 8; + unsigned short USBSPD : 2; + unsigned short : 6; +#endif + } BIT; + } DEVADD5; +}; + +enum enum_ir { +IR_BSC_BUSERR=16,IR_FCU_FRDYI=23, +IR_ICU_SWINT=27, +IR_CMT0_CMI0, +IR_CMT1_CMI1, +IR_CMT2_CMI2, +IR_CMT3_CMI3, +IR_CAC_FERRF,IR_CAC_MENDF,IR_CAC_OVFF, +IR_USB0_D0FIFO0=36,IR_USB0_D1FIFO0,IR_USB0_USBI0, +IR_RSPI0_SPEI0=44,IR_RSPI0_SPRI0,IR_RSPI0_SPTI0,IR_RSPI0_SPII0, +IR_DOC_DOPCF=57, +IR_CMPB_CMPB0,IR_CMPB_CMPB1, +IR_CTSU_CTSUWR,IR_CTSU_CTSURD,IR_CTSU_CTSUFN, +IR_RTC_CUP, +IR_ICU_IRQ0,IR_ICU_IRQ1,IR_ICU_IRQ2,IR_ICU_IRQ3,IR_ICU_IRQ4,IR_ICU_IRQ5,IR_ICU_IRQ6,IR_ICU_IRQ7, +IR_ELC_ELSR8I=80, +IR_LVD_LVD1=88,IR_LVD_LVD2, +IR_USB0_USBR0, +IR_RTC_ALM=92,IR_RTC_PRD, +IR_S12AD_S12ADI0=102,IR_S12AD_GBADI, +IR_ELC_ELSR18I=106, +IR_SSI0_SSIF0=108,IR_SSI0_SSIRXI0,IR_SSI0_SSITXI0, +IR_MTU0_TGIA0=114,IR_MTU0_TGIB0,IR_MTU0_TGIC0,IR_MTU0_TGID0,IR_MTU0_TCIV0,IR_MTU0_TGIE0,IR_MTU0_TGIF0, +IR_MTU1_TGIA1,IR_MTU1_TGIB1,IR_MTU1_TCIV1,IR_MTU1_TCIU1, +IR_MTU2_TGIA2,IR_MTU2_TGIB2,IR_MTU2_TCIV2,IR_MTU2_TCIU2, +IR_MTU3_TGIA3,IR_MTU3_TGIB3,IR_MTU3_TGIC3,IR_MTU3_TGID3,IR_MTU3_TCIV3, +IR_MTU4_TGIA4,IR_MTU4_TGIB4,IR_MTU4_TGIC4,IR_MTU4_TGID4,IR_MTU4_TCIV4, +IR_MTU5_TGIU5,IR_MTU5_TGIV5,IR_MTU5_TGIW5, +IR_POE_OEI1=170,IR_POE_OEI2, +IR_TMR0_CMIA0=174,IR_TMR0_CMIB0,IR_TMR0_OVI0, +IR_TMR1_CMIA1,IR_TMR1_CMIB1,IR_TMR1_OVI1, +IR_TMR2_CMIA2,IR_TMR2_CMIB2,IR_TMR2_OVI2, +IR_TMR3_CMIA3,IR_TMR3_CMIB3,IR_TMR3_OVI3, +IR_SCI2_ERI2,IR_SCI2_RXI2,IR_SCI2_TXI2,IR_SCI2_TEI2, +IR_SCI0_ERI0=214,IR_SCI0_RXI0,IR_SCI0_TXI0,IR_SCI0_TEI0, +IR_SCI1_ERI1,IR_SCI1_RXI1,IR_SCI1_TXI1,IR_SCI1_TEI1, +IR_SCI5_ERI5,IR_SCI5_RXI5,IR_SCI5_TXI5,IR_SCI5_TEI5, +IR_SCI6_ERI6,IR_SCI6_RXI6,IR_SCI6_TXI6,IR_SCI6_TEI6, +IR_SCI8_ERI8,IR_SCI8_RXI8,IR_SCI8_TXI8,IR_SCI8_TEI8, +IR_SCI9_ERI9,IR_SCI9_RXI9,IR_SCI9_TXI9,IR_SCI9_TEI9, +IR_SCI12_ERI12,IR_SCI12_RXI12,IR_SCI12_TXI12,IR_SCI12_TEI12,IR_SCI12_SCIX0,IR_SCI12_SCIX1,IR_SCI12_SCIX2,IR_SCI12_SCIX3, +IR_RIIC0_EEI0,IR_RIIC0_RXI0,IR_RIIC0_TXI0,IR_RIIC0_TEI0 +}; + +enum enum_dtce { +DTCE_ICU_SWINT=27, +DTCE_CMT0_CMI0, +DTCE_CMT1_CMI1, +DTCE_CMT2_CMI2, +DTCE_CMT3_CMI3, +DTCE_USB0_D0FIFO0=36,DTCE_USB0_D1FIFO0, +DTCE_RSPI0_SPRI0=45,DTCE_RSPI0_SPTI0, +DTCE_CMPB_CMPB0=58,DTCE_CMPB_CMPB1, +DTCE_CTSU_CTSUWR,DTCE_CTSU_CTSURD, +DTCE_ICU_IRQ0=64,DTCE_ICU_IRQ1,DTCE_ICU_IRQ2,DTCE_ICU_IRQ3,DTCE_ICU_IRQ4,DTCE_ICU_IRQ5,DTCE_ICU_IRQ6,DTCE_ICU_IRQ7, +DTCE_S12AD_S12ADI0=102,DTCE_S12AD_GBADI, +DTCE_ELC_ELSR18I=106, +DTCE_SSI0_SSIRXI0=109,DTCE_SSI0_SSITXI0, +DTCE_MTU0_TGIA0=114,DTCE_MTU0_TGIB0,DTCE_MTU0_TGIC0,DTCE_MTU0_TGID0, +DTCE_MTU1_TGIA1=121,DTCE_MTU1_TGIB1, +DTCE_MTU2_TGIA2=125,DTCE_MTU2_TGIB2, +DTCE_MTU3_TGIA3=129,DTCE_MTU3_TGIB3,DTCE_MTU3_TGIC3,DTCE_MTU3_TGID3, +DTCE_MTU4_TGIA4=134,DTCE_MTU4_TGIB4,DTCE_MTU4_TGIC4,DTCE_MTU4_TGID4,DTCE_MTU4_TCIV4, +DTCE_MTU5_TGIU5,DTCE_MTU5_TGIV5,DTCE_MTU5_TGIW5, +DTCE_TMR0_CMIA0=174,DTCE_TMR0_CMIB0, +DTCE_TMR1_CMIA1=177,DTCE_TMR1_CMIB1, +DTCE_TMR2_CMIA2=180,DTCE_TMR2_CMIB2, +DTCE_TMR3_CMIA3=183,DTCE_TMR3_CMIB3, +DTCE_SCI2_RXI2=187,DTCE_SCI2_TXI2, +DTCE_SCI0_RXI0=215,DTCE_SCI0_TXI0, +DTCE_SCI1_RXI1=219,DTCE_SCI1_TXI1, +DTCE_SCI5_RXI5=223,DTCE_SCI5_TXI5, +DTCE_SCI6_RXI6=227,DTCE_SCI6_TXI6, +DTCE_SCI8_RXI8=231,DTCE_SCI8_TXI8, +DTCE_SCI9_RXI9=235,DTCE_SCI9_TXI9, +DTCE_SCI12_RXI12=239,DTCE_SCI12_TXI12, +DTCE_RIIC0_RXI0=247,DTCE_RIIC0_TXI0 +}; + +enum enum_ier { +IER_BSC_BUSERR=0x02, +IER_FCU_FRDYI=0x02, +IER_ICU_SWINT=0x03, +IER_CMT0_CMI0=0x03, +IER_CMT1_CMI1=0x03, +IER_CMT2_CMI2=0x03, +IER_CMT3_CMI3=0x03, +IER_CAC_FERRF=0x04,IER_CAC_MENDF=0x04,IER_CAC_OVFF=0x04, +IER_USB0_D0FIFO0=0x04,IER_USB0_D1FIFO0=0x04,IER_USB0_USBI0=0x04, +IER_RSPI0_SPEI0=0x05,IER_RSPI0_SPRI0=0x05,IER_RSPI0_SPTI0=0x05,IER_RSPI0_SPII0=0x05, +IER_DOC_DOPCF=0x07, +IER_CMPB_CMPB0=0x07,IER_CMPB_CMPB1=0x07, +IER_CTSU_CTSUWR=0x07,IER_CTSU_CTSURD=0x07,IER_CTSU_CTSUFN=0x07, +IER_RTC_CUP=0x07, +IER_ICU_IRQ0=0x08,IER_ICU_IRQ1=0x08,IER_ICU_IRQ2=0x08,IER_ICU_IRQ3=0x08,IER_ICU_IRQ4=0x08,IER_ICU_IRQ5=0x08,IER_ICU_IRQ6=0x08,IER_ICU_IRQ7=0x08, +IER_ELC_ELSR8I=0x0A, +IER_LVD_LVD1=0x0B,IER_LVD_LVD2=0x0B, +IER_USB0_USBR0=0x0B, +IER_RTC_ALM=0x0B,IER_RTC_PRD=0x0B, +IER_S12AD_S12ADI0=0x0C,IER_S12AD_GBADI=0x0C, +IER_ELC_ELSR18I=0x0D, +IER_SSI0_SSIF0=0x0D,IER_SSI0_SSIRXI0=0x0D,IER_SSI0_SSITXI0=0x0D, +IER_MTU0_TGIA0=0x0E,IER_MTU0_TGIB0=0x0E,IER_MTU0_TGIC0=0x0E,IER_MTU0_TGID0=0x0E,IER_MTU0_TCIV0=0x0E,IER_MTU0_TGIE0=0x0E,IER_MTU0_TGIF0=0x0F, +IER_MTU1_TGIA1=0x0F,IER_MTU1_TGIB1=0x0F,IER_MTU1_TCIV1=0x0F,IER_MTU1_TCIU1=0x0F, +IER_MTU2_TGIA2=0x0F,IER_MTU2_TGIB2=0x0F,IER_MTU2_TCIV2=0x0F,IER_MTU2_TCIU2=0x10, +IER_MTU3_TGIA3=0x10,IER_MTU3_TGIB3=0x10,IER_MTU3_TGIC3=0x10,IER_MTU3_TGID3=0x10,IER_MTU3_TCIV3=0x10, +IER_MTU4_TGIA4=0x10,IER_MTU4_TGIB4=0x10,IER_MTU4_TGIC4=0x11,IER_MTU4_TGID4=0x11,IER_MTU4_TCIV4=0x11, +IER_MTU5_TGIU5=0x11,IER_MTU5_TGIV5=0x11,IER_MTU5_TGIW5=0x11, +IER_POE_OEI1=0x15,IER_POE_OEI2=0x15, +IER_TMR0_CMIA0=0x15,IER_TMR0_CMIB0=0x15,IER_TMR0_OVI0=0x16, +IER_TMR1_CMIA1=0x16,IER_TMR1_CMIB1=0x16,IER_TMR1_OVI1=0x16, +IER_TMR2_CMIA2=0x16,IER_TMR2_CMIB2=0x16,IER_TMR2_OVI2=0x16, +IER_TMR3_CMIA3=0x16,IER_TMR3_CMIB3=0x17,IER_TMR3_OVI3=0x17, +IER_SCI2_ERI2=0x17,IER_SCI2_RXI2=0x17,IER_SCI2_TXI2=0x17,IER_SCI2_TEI2=0x17, +IER_SCI0_ERI0=0x1A,IER_SCI0_RXI0=0x1A,IER_SCI0_TXI0=0x1B,IER_SCI0_TEI0=0x1B, +IER_SCI1_ERI1=0x1B,IER_SCI1_RXI1=0x1B,IER_SCI1_TXI1=0x1B,IER_SCI1_TEI1=0x1B, +IER_SCI5_ERI5=0x1B,IER_SCI5_RXI5=0x1B,IER_SCI5_TXI5=0x1C,IER_SCI5_TEI5=0x1C, +IER_SCI6_ERI6=0x1C,IER_SCI6_RXI6=0x1C,IER_SCI6_TXI6=0x1C,IER_SCI6_TEI6=0x1C, +IER_SCI8_ERI8=0x1C,IER_SCI8_RXI8=0x1C,IER_SCI8_TXI8=0x1D,IER_SCI8_TEI8=0x1D, +IER_SCI9_ERI9=0x1D,IER_SCI9_RXI9=0x1D,IER_SCI9_TXI9=0x1D,IER_SCI9_TEI9=0x1D, +IER_SCI12_ERI12=0x1D,IER_SCI12_RXI12=0x1D,IER_SCI12_TXI12=0x1E,IER_SCI12_TEI12=0x1E,IER_SCI12_SCIX0=0x1E,IER_SCI12_SCIX1=0x1E,IER_SCI12_SCIX2=0x1E,IER_SCI12_SCIX3=0x1E, +IER_RIIC0_EEI0=0x1E,IER_RIIC0_RXI0=0x1E,IER_RIIC0_TXI0=0x1F,IER_RIIC0_TEI0=0x1F +}; + +enum enum_ipr { +IPR_BSC_BUSERR=0, +IPR_FCU_FRDYI=2, +IPR_ICU_SWINT=3, +IPR_CMT0_CMI0=4, +IPR_CMT1_CMI1=5, +IPR_CMT2_CMI2=6, +IPR_CMT3_CMI3=7, +IPR_CAC_FERRF=32,IPR_CAC_MENDF=33,IPR_CAC_OVFF=34, +IPR_USB0_D0FIFO0=36,IPR_USB0_D1FIFO0=37,IPR_USB0_USBI0=38, +IPR_RSPI0_SPEI0=44,IPR_RSPI0_SPRI0=44,IPR_RSPI0_SPTI0=44,IPR_RSPI0_SPII0=44, +IPR_DOC_DOPCF=57, +IPR_CMPB_CMPB0=58,IPR_CMPB_CMPB1=59, +IPR_CTSU_CTSUWR=60,IPR_CTSU_CTSURD=60,IPR_CTSU_CTSUFN=60, +IPR_RTC_CUP=63, +IPR_ICU_IRQ0=64,IPR_ICU_IRQ1=65,IPR_ICU_IRQ2=66,IPR_ICU_IRQ3=67,IPR_ICU_IRQ4=68,IPR_ICU_IRQ5=69,IPR_ICU_IRQ6=70,IPR_ICU_IRQ7=71, +IPR_ELC_ELSR8I=80, +IPR_LVD_LVD1=88,IPR_LVD_LVD2=89, +IPR_USB0_USBR0=90, +IPR_RTC_ALM=92,IPR_RTC_PRD=93, +IPR_S12AD_S12ADI0=102,IPR_S12AD_GBADI=103, +IPR_ELC_ELSR18I=106, +IPR_SSI0_SSIF0=108,IPR_SSI0_SSIRXI0=108,IPR_SSI0_SSITXI0=108, +IPR_MTU0_TGIA0=114,IPR_MTU0_TGIB0=114,IPR_MTU0_TGIC0=114,IPR_MTU0_TGID0=114,IPR_MTU0_TCIV0=118,IPR_MTU0_TGIE0=118,IPR_MTU0_TGIF0=118, +IPR_MTU1_TGIA1=121,IPR_MTU1_TGIB1=121,IPR_MTU1_TCIV1=123,IPR_MTU1_TCIU1=123, +IPR_MTU2_TGIA2=125,IPR_MTU2_TGIB2=125,IPR_MTU2_TCIV2=127,IPR_MTU2_TCIU2=127, +IPR_MTU3_TGIA3=129,IPR_MTU3_TGIB3=129,IPR_MTU3_TGIC3=129,IPR_MTU3_TGID3=129,IPR_MTU3_TCIV3=133, +IPR_MTU4_TGIA4=134,IPR_MTU4_TGIB4=134,IPR_MTU4_TGIC4=134,IPR_MTU4_TGID4=134,IPR_MTU4_TCIV4=138, +IPR_MTU5_TGIU5=139,IPR_MTU5_TGIV5=139,IPR_MTU5_TGIW5=139, +IPR_POE_OEI1=170,IPR_POE_OEI2=171, +IPR_TMR0_CMIA0=174,IPR_TMR0_CMIB0=174,IPR_TMR0_OVI0=174, +IPR_TMR1_CMIA1=177,IPR_TMR1_CMIB1=177,IPR_TMR1_OVI1=177, +IPR_TMR2_CMIA2=180,IPR_TMR2_CMIB2=180,IPR_TMR2_OVI2=180, +IPR_TMR3_CMIA3=183,IPR_TMR3_CMIB3=183,IPR_TMR3_OVI3=183, +IPR_SCI2_ERI2=186,IPR_SCI2_RXI2=186,IPR_SCI2_TXI2=186,IPR_SCI2_TEI2=186, +IPR_SCI0_ERI0=214,IPR_SCI0_RXI0=214,IPR_SCI0_TXI0=214,IPR_SCI0_TEI0=214, +IPR_SCI1_ERI1=218,IPR_SCI1_RXI1=218,IPR_SCI1_TXI1=218,IPR_SCI1_TEI1=218, +IPR_SCI5_ERI5=222,IPR_SCI5_RXI5=222,IPR_SCI5_TXI5=222,IPR_SCI5_TEI5=222, +IPR_SCI6_ERI6=226,IPR_SCI6_RXI6=226,IPR_SCI6_TXI6=226,IPR_SCI6_TEI6=226, +IPR_SCI8_ERI8=230,IPR_SCI8_RXI8=230,IPR_SCI8_TXI8=230,IPR_SCI8_TEI8=230, +IPR_SCI9_ERI9=234,IPR_SCI9_RXI9=234,IPR_SCI9_TXI9=234,IPR_SCI9_TEI9=234, +IPR_SCI12_ERI12=238,IPR_SCI12_RXI12=238,IPR_SCI12_TXI12=238,IPR_SCI12_TEI12=238,IPR_SCI12_SCIX0=242,IPR_SCI12_SCIX1=243,IPR_SCI12_SCIX2=244,IPR_SCI12_SCIX3=245, +IPR_RIIC0_EEI0=246,IPR_RIIC0_RXI0=247,IPR_RIIC0_TXI0=248,IPR_RIIC0_TEI0=249 +}; + +#define IEN_BSC_BUSERR IEN0 +#define IEN_FCU_FRDYI IEN7 +#define IEN_ICU_SWINT IEN3 +#define IEN_CMT0_CMI0 IEN4 +#define IEN_CMT1_CMI1 IEN5 +#define IEN_CMT2_CMI2 IEN6 +#define IEN_CMT3_CMI3 IEN7 +#define IEN_CAC_FERRF IEN0 +#define IEN_CAC_MENDF IEN1 +#define IEN_CAC_OVFF IEN2 +#define IEN_USB0_D0FIFO0 IEN4 +#define IEN_USB0_D1FIFO0 IEN5 +#define IEN_USB0_USBI0 IEN6 +#define IEN_RSPI0_SPEI0 IEN4 +#define IEN_RSPI0_SPRI0 IEN5 +#define IEN_RSPI0_SPTI0 IEN6 +#define IEN_RSPI0_SPII0 IEN7 +#define IEN_DOC_DOPCF IEN1 +#define IEN_CMPB_CMPB0 IEN2 +#define IEN_CMPB_CMPB1 IEN3 +#define IEN_CTSU_CTSUWR IEN4 +#define IEN_CTSU_CTSURD IEN5 +#define IEN_CTSU_CTSUFN IEN6 +#define IEN_RTC_CUP IEN7 +#define IEN_ICU_IRQ0 IEN0 +#define IEN_ICU_IRQ1 IEN1 +#define IEN_ICU_IRQ2 IEN2 +#define IEN_ICU_IRQ3 IEN3 +#define IEN_ICU_IRQ4 IEN4 +#define IEN_ICU_IRQ5 IEN5 +#define IEN_ICU_IRQ6 IEN6 +#define IEN_ICU_IRQ7 IEN7 +#define IEN_ELC_ELSR8I IEN0 +#define IEN_LVD_LVD1 IEN0 +#define IEN_LVD_LVD2 IEN1 +#define IEN_USB0_USBR0 IEN2 +#define IEN_RTC_ALM IEN4 +#define IEN_RTC_PRD IEN5 +#define IEN_S12AD_S12ADI0 IEN6 +#define IEN_S12AD_GBADI IEN7 +#define IEN_ELC_ELSR18I IEN2 +#define IEN_SSI0_SSIF0 IEN4 +#define IEN_SSI0_SSIRXI0 IEN5 +#define IEN_SSI0_SSITXI0 IEN6 +#define IEN_MTU0_TGIA0 IEN2 +#define IEN_MTU0_TGIB0 IEN3 +#define IEN_MTU0_TGIC0 IEN4 +#define IEN_MTU0_TGID0 IEN5 +#define IEN_MTU0_TCIV0 IEN6 +#define IEN_MTU0_TGIE0 IEN7 +#define IEN_MTU0_TGIF0 IEN0 +#define IEN_MTU1_TGIA1 IEN1 +#define IEN_MTU1_TGIB1 IEN2 +#define IEN_MTU1_TCIV1 IEN3 +#define IEN_MTU1_TCIU1 IEN4 +#define IEN_MTU2_TGIA2 IEN5 +#define IEN_MTU2_TGIB2 IEN6 +#define IEN_MTU2_TCIV2 IEN7 +#define IEN_MTU2_TCIU2 IEN0 +#define IEN_MTU3_TGIA3 IEN1 +#define IEN_MTU3_TGIB3 IEN2 +#define IEN_MTU3_TGIC3 IEN3 +#define IEN_MTU3_TGID3 IEN4 +#define IEN_MTU3_TCIV3 IEN5 +#define IEN_MTU4_TGIA4 IEN6 +#define IEN_MTU4_TGIB4 IEN7 +#define IEN_MTU4_TGIC4 IEN0 +#define IEN_MTU4_TGID4 IEN1 +#define IEN_MTU4_TCIV4 IEN2 +#define IEN_MTU5_TGIU5 IEN3 +#define IEN_MTU5_TGIV5 IEN4 +#define IEN_MTU5_TGIW5 IEN5 +#define IEN_POE_OEI1 IEN2 +#define IEN_POE_OEI2 IEN3 +#define IEN_TMR0_CMIA0 IEN6 +#define IEN_TMR0_CMIB0 IEN7 +#define IEN_TMR0_OVI0 IEN0 +#define IEN_TMR1_CMIA1 IEN1 +#define IEN_TMR1_CMIB1 IEN2 +#define IEN_TMR1_OVI1 IEN3 +#define IEN_TMR2_CMIA2 IEN4 +#define IEN_TMR2_CMIB2 IEN5 +#define IEN_TMR2_OVI2 IEN6 +#define IEN_TMR3_CMIA3 IEN7 +#define IEN_TMR3_CMIB3 IEN0 +#define IEN_TMR3_OVI3 IEN1 +#define IEN_SCI2_ERI2 IEN2 +#define IEN_SCI2_RXI2 IEN3 +#define IEN_SCI2_TXI2 IEN4 +#define IEN_SCI2_TEI2 IEN5 +#define IEN_SCI0_ERI0 IEN6 +#define IEN_SCI0_RXI0 IEN7 +#define IEN_SCI0_TXI0 IEN0 +#define IEN_SCI0_TEI0 IEN1 +#define IEN_SCI1_ERI1 IEN2 +#define IEN_SCI1_RXI1 IEN3 +#define IEN_SCI1_TXI1 IEN4 +#define IEN_SCI1_TEI1 IEN5 +#define IEN_SCI5_ERI5 IEN6 +#define IEN_SCI5_RXI5 IEN7 +#define IEN_SCI5_TXI5 IEN0 +#define IEN_SCI5_TEI5 IEN1 +#define IEN_SCI6_ERI6 IEN2 +#define IEN_SCI6_RXI6 IEN3 +#define IEN_SCI6_TXI6 IEN4 +#define IEN_SCI6_TEI6 IEN5 +#define IEN_SCI8_ERI8 IEN6 +#define IEN_SCI8_RXI8 IEN7 +#define IEN_SCI8_TXI8 IEN0 +#define IEN_SCI8_TEI8 IEN1 +#define IEN_SCI9_ERI9 IEN2 +#define IEN_SCI9_RXI9 IEN3 +#define IEN_SCI9_TXI9 IEN4 +#define IEN_SCI9_TEI9 IEN5 +#define IEN_SCI12_ERI12 IEN6 +#define IEN_SCI12_RXI12 IEN7 +#define IEN_SCI12_TXI12 IEN0 +#define IEN_SCI12_TEI12 IEN1 +#define IEN_SCI12_SCIX0 IEN2 +#define IEN_SCI12_SCIX1 IEN3 +#define IEN_SCI12_SCIX2 IEN4 +#define IEN_SCI12_SCIX3 IEN5 +#define IEN_RIIC0_EEI0 IEN6 +#define IEN_RIIC0_RXI0 IEN7 +#define IEN_RIIC0_TXI0 IEN0 +#define IEN_RIIC0_TEI0 IEN1 + +#define VECT_BSC_BUSERR 16 +#define VECT_FCU_FRDYI 23 +#define VECT_ICU_SWINT 27 +#define VECT_CMT0_CMI0 28 +#define VECT_CMT1_CMI1 29 +#define VECT_CMT2_CMI2 30 +#define VECT_CMT3_CMI3 31 +#define VECT_CAC_FERRF 32 +#define VECT_CAC_MENDF 33 +#define VECT_CAC_OVFF 34 +#define VECT_USB0_D0FIFO0 36 +#define VECT_USB0_D1FIFO0 37 +#define VECT_USB0_USBI0 38 +#define VECT_RSPI0_SPEI0 44 +#define VECT_RSPI0_SPRI0 45 +#define VECT_RSPI0_SPTI0 46 +#define VECT_RSPI0_SPII0 47 +#define VECT_DOC_DOPCF 57 +#define VECT_CMPB_CMPB0 58 +#define VECT_CMPB_CMPB1 59 +#define VECT_CTSU_CTSUWR 60 +#define VECT_CTSU_CTSURD 61 +#define VECT_CTSU_CTSUFN 62 +#define VECT_RTC_CUP 63 +#define VECT_ICU_IRQ0 64 +#define VECT_ICU_IRQ1 65 +#define VECT_ICU_IRQ2 66 +#define VECT_ICU_IRQ3 67 +#define VECT_ICU_IRQ4 68 +#define VECT_ICU_IRQ5 69 +#define VECT_ICU_IRQ6 70 +#define VECT_ICU_IRQ7 71 +#define VECT_ELC_ELSR8I 80 +#define VECT_LVD_LVD1 88 +#define VECT_LVD_LVD2 89 +#define VECT_USB0_USBR0 90 +#define VECT_RTC_ALM 92 +#define VECT_RTC_PRD 93 +#define VECT_S12AD_S12ADI0 102 +#define VECT_S12AD_GBADI 103 +#define VECT_ELC_ELSR18I 106 +#define VECT_SSI0_SSIF0 108 +#define VECT_SSI0_SSIRXI0 109 +#define VECT_SSI0_SSITXI0 110 +#define VECT_MTU0_TGIA0 114 +#define VECT_MTU0_TGIB0 115 +#define VECT_MTU0_TGIC0 116 +#define VECT_MTU0_TGID0 117 +#define VECT_MTU0_TCIV0 118 +#define VECT_MTU0_TGIE0 119 +#define VECT_MTU0_TGIF0 120 +#define VECT_MTU1_TGIA1 121 +#define VECT_MTU1_TGIB1 122 +#define VECT_MTU1_TCIV1 123 +#define VECT_MTU1_TCIU1 124 +#define VECT_MTU2_TGIA2 125 +#define VECT_MTU2_TGIB2 126 +#define VECT_MTU2_TCIV2 127 +#define VECT_MTU2_TCIU2 128 +#define VECT_MTU3_TGIA3 129 +#define VECT_MTU3_TGIB3 130 +#define VECT_MTU3_TGIC3 131 +#define VECT_MTU3_TGID3 132 +#define VECT_MTU3_TCIV3 133 +#define VECT_MTU4_TGIA4 134 +#define VECT_MTU4_TGIB4 135 +#define VECT_MTU4_TGIC4 136 +#define VECT_MTU4_TGID4 137 +#define VECT_MTU4_TCIV4 138 +#define VECT_MTU5_TGIU5 139 +#define VECT_MTU5_TGIV5 140 +#define VECT_MTU5_TGIW5 141 +#define VECT_POE_OEI1 170 +#define VECT_POE_OEI2 171 +#define VECT_TMR0_CMIA0 174 +#define VECT_TMR0_CMIB0 175 +#define VECT_TMR0_OVI0 176 +#define VECT_TMR1_CMIA1 177 +#define VECT_TMR1_CMIB1 178 +#define VECT_TMR1_OVI1 179 +#define VECT_TMR2_CMIA2 180 +#define VECT_TMR2_CMIB2 181 +#define VECT_TMR2_OVI2 182 +#define VECT_TMR3_CMIA3 183 +#define VECT_TMR3_CMIB3 184 +#define VECT_TMR3_OVI3 185 +#define VECT_SCI2_ERI2 186 +#define VECT_SCI2_RXI2 187 +#define VECT_SCI2_TXI2 188 +#define VECT_SCI2_TEI2 189 +#define VECT_SCI0_ERI0 214 +#define VECT_SCI0_RXI0 215 +#define VECT_SCI0_TXI0 216 +#define VECT_SCI0_TEI0 217 +#define VECT_SCI1_ERI1 218 +#define VECT_SCI1_RXI1 219 +#define VECT_SCI1_TXI1 220 +#define VECT_SCI1_TEI1 221 +#define VECT_SCI5_ERI5 222 +#define VECT_SCI5_RXI5 223 +#define VECT_SCI5_TXI5 224 +#define VECT_SCI5_TEI5 225 +#define VECT_SCI6_ERI6 226 +#define VECT_SCI6_RXI6 227 +#define VECT_SCI6_TXI6 228 +#define VECT_SCI6_TEI6 229 +#define VECT_SCI8_ERI8 230 +#define VECT_SCI8_RXI8 231 +#define VECT_SCI8_TXI8 232 +#define VECT_SCI8_TEI8 233 +#define VECT_SCI9_ERI9 234 +#define VECT_SCI9_RXI9 235 +#define VECT_SCI9_TXI9 236 +#define VECT_SCI9_TEI9 237 +#define VECT_SCI12_ERI12 238 +#define VECT_SCI12_RXI12 239 +#define VECT_SCI12_TXI12 240 +#define VECT_SCI12_TEI12 241 +#define VECT_SCI12_SCIX0 242 +#define VECT_SCI12_SCIX1 243 +#define VECT_SCI12_SCIX2 244 +#define VECT_SCI12_SCIX3 245 +#define VECT_RIIC0_EEI0 246 +#define VECT_RIIC0_RXI0 247 +#define VECT_RIIC0_TXI0 248 +#define VECT_RIIC0_TEI0 249 + +#define MSTP_DTC SYSTEM.MSTPCRA.BIT.MSTPA28 +#define MSTP_DA SYSTEM.MSTPCRA.BIT.MSTPA18 +#define MSTP_S12AD SYSTEM.MSTPCRA.BIT.MSTPA17 +#define MSTP_CMT0 SYSTEM.MSTPCRA.BIT.MSTPA15 +#define MSTP_CMT1 SYSTEM.MSTPCRA.BIT.MSTPA15 +#define MSTP_CMT2 SYSTEM.MSTPCRA.BIT.MSTPA14 +#define MSTP_CMT3 SYSTEM.MSTPCRA.BIT.MSTPA14 +#define MSTP_MTU SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU0 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU1 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU2 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU3 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU4 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU5 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_TMR01 SYSTEM.MSTPCRA.BIT.MSTPA5 +#define MSTP_TMR0 SYSTEM.MSTPCRA.BIT.MSTPA5 +#define MSTP_TMR1 SYSTEM.MSTPCRA.BIT.MSTPA5 +#define MSTP_TMR23 SYSTEM.MSTPCRA.BIT.MSTPA4 +#define MSTP_TMR2 SYSTEM.MSTPCRA.BIT.MSTPA4 +#define MSTP_TMR3 SYSTEM.MSTPCRA.BIT.MSTPA4 +#define MSTP_SCI0 SYSTEM.MSTPCRB.BIT.MSTPB31 +#define MSTP_SMCI0 SYSTEM.MSTPCRB.BIT.MSTPB31 +#define MSTP_SCI1 SYSTEM.MSTPCRB.BIT.MSTPB30 +#define MSTP_SMCI1 SYSTEM.MSTPCRB.BIT.MSTPB30 +#define MSTP_SCI2 SYSTEM.MSTPCRB.BIT.MSTPB29 +#define MSTP_SMCI2 SYSTEM.MSTPCRB.BIT.MSTPB29 +#define MSTP_SCI5 SYSTEM.MSTPCRB.BIT.MSTPB26 +#define MSTP_SMCI5 SYSTEM.MSTPCRB.BIT.MSTPB26 +#define MSTP_SCI6 SYSTEM.MSTPCRB.BIT.MSTPB25 +#define MSTP_SMCI6 SYSTEM.MSTPCRB.BIT.MSTPB25 +#define MSTP_CRC SYSTEM.MSTPCRB.BIT.MSTPB23 +#define MSTP_RIIC0 SYSTEM.MSTPCRB.BIT.MSTPB21 +#define MSTP_USB0 SYSTEM.MSTPCRB.BIT.MSTPB19 +#define MSTP_RSPI0 SYSTEM.MSTPCRB.BIT.MSTPB17 +#define MSTP_CMPB SYSTEM.MSTPCRB.BIT.MSTPB10 +#define MSTP_ELC SYSTEM.MSTPCRB.BIT.MSTPB9 +#define MSTP_DOC SYSTEM.MSTPCRB.BIT.MSTPB6 +#define MSTP_SCI12 SYSTEM.MSTPCRB.BIT.MSTPB4 +#define MSTP_SMCI12 SYSTEM.MSTPCRB.BIT.MSTPB4 +#define MSTP_SCI8 SYSTEM.MSTPCRC.BIT.MSTPC27 +#define MSTP_SMCI8 SYSTEM.MSTPCRC.BIT.MSTPC27 +#define MSTP_SCI9 SYSTEM.MSTPCRC.BIT.MSTPC26 +#define MSTP_SMCI9 SYSTEM.MSTPCRC.BIT.MSTPC26 +#define MSTP_IRDA SYSTEM.MSTPCRC.BIT.MSTPC20 +#define MSTP_CAC SYSTEM.MSTPCRC.BIT.MSTPC19 +#define MSTP_RAM0 SYSTEM.MSTPCRC.BIT.MSTPC0 +#define MSTP_SSI0 SYSTEM.MSTPCRD.BIT.MSTPD15 +#define MSTP_LCDC SYSTEM.MSTPCRD.BIT.MSTPD11 +#define MSTP_CTSU SYSTEM.MSTPCRD.BIT.MSTPD10 + +#define __IR( x ) ICU.IR[ IR ## x ].BIT.IR +#define _IR( x ) __IR( x ) +#define IR( x , y ) _IR( _ ## x ## _ ## y ) +#define __DTCE( x ) ICU.DTCER[ DTCE ## x ].BIT.DTCE +#define _DTCE( x ) __DTCE( x ) +#define DTCE( x , y ) _DTCE( _ ## x ## _ ## y ) +#define __IEN( x ) ICU.IER[ IER ## x ].BIT.IEN ## x +#define _IEN( x ) __IEN( x ) +#define IEN( x , y ) _IEN( _ ## x ## _ ## y ) +#define __IPR( x ) ICU.IPR[ IPR ## x ].BIT.IPR +#define _IPR( x ) __IPR( x ) +#define IPR( x , y ) _IPR( _ ## x ## _ ## y ) +#define __VECT( x ) VECT ## x +#define _VECT( x ) __VECT( x ) +#define VECT( x , y ) _VECT( _ ## x ## _ ## y ) +#define __MSTP( x ) MSTP ## x +#define _MSTP( x ) __MSTP( x ) +#define MSTP( x ) _MSTP( _ ## x ) + +#define BSC (*(volatile struct st_bsc *)0x81300) +#define CAC (*(volatile struct st_cac *)0x8B000) +#define CMPB (*(volatile struct st_cmpb *)0x8C580) +#define CMT (*(volatile struct st_cmt *)0x88000) +#define CMT0 (*(volatile struct st_cmt0 *)0x88002) +#define CMT1 (*(volatile struct st_cmt0 *)0x88008) +#define CMT2 (*(volatile struct st_cmt0 *)0x88012) +#define CMT3 (*(volatile struct st_cmt0 *)0x88018) +#define CRC (*(volatile struct st_crc *)0x88280) +#define CTSU (*(volatile struct st_ctsu *)0xA0900) +#define DA (*(volatile struct st_da *)0x88040) +#define DOC (*(volatile struct st_doc *)0x8B080) +#define DTC (*(volatile struct st_dtc *)0x82400) +#define ELC (*(volatile struct st_elc *)0x8B100) +#define FLASH (*(volatile struct st_flash *)0x7FC090) +#define ICU (*(volatile struct st_icu *)0x87000) +#define IRDA (*(volatile struct st_irda *)0x88410) +#define IWDT (*(volatile struct st_iwdt *)0x88030) +#define LCDC (*(volatile struct st_lcdc *)0xA0800) +#define LPT (*(volatile struct st_lpt *)0x800B0) +#define MPC (*(volatile struct st_mpc *)0x8C11F) +#define MTU (*(volatile struct st_mtu *)0x8860A) +#define MTU0 (*(volatile struct st_mtu0 *)0x88690) +#define MTU1 (*(volatile struct st_mtu1 *)0x88690) +#define MTU2 (*(volatile struct st_mtu2 *)0x88692) +#define MTU3 (*(volatile struct st_mtu3 *)0x88600) +#define MTU4 (*(volatile struct st_mtu4 *)0x88600) +#define MTU5 (*(volatile struct st_mtu5 *)0x88694) +#define POE (*(volatile struct st_poe *)0x88900) +#define PORT (*(volatile struct st_port *)0x8C121) +#define PORT0 (*(volatile struct st_port0 *)0x8C000) +#define PORT1 (*(volatile struct st_port1 *)0x8C001) +#define PORT2 (*(volatile struct st_port2 *)0x8C002) +#define PORT3 (*(volatile struct st_port3 *)0x8C003) +#define PORT4 (*(volatile struct st_port4 *)0x8C004) +#define PORT5 (*(volatile struct st_port5 *)0x8C005) +#define PORT9 (*(volatile struct st_port9 *)0x8C009) +#define PORTA (*(volatile struct st_porta *)0x8C00A) +#define PORTB (*(volatile struct st_portb *)0x8C00B) +#define PORTC (*(volatile struct st_portc *)0x8C00C) +#define PORTD (*(volatile struct st_portd *)0x8C00D) +#define PORTE (*(volatile struct st_porte *)0x8C00E) +#define PORTF (*(volatile struct st_portf *)0x8C00F) +#define PORTH (*(volatile struct st_porth *)0x8C051) +#define PORTJ (*(volatile struct st_portj *)0x8C012) +#define RIIC0 (*(volatile struct st_riic *)0x88300) +#define RSPI0 (*(volatile struct st_rspi *)0x88380) +#define RTC (*(volatile struct st_rtc *)0x8C400) +#define RTCB (*(volatile struct st_rtcb *)0x8C402) +#define S12AD (*(volatile struct st_s12ad *)0x89000) +#define SCI0 (*(volatile struct st_sci0 *)0x8A000) +#define SCI1 (*(volatile struct st_sci0 *)0x8A020) +#define SCI2 (*(volatile struct st_sci0 *)0x8A040) +#define SCI5 (*(volatile struct st_sci0 *)0x8A0A0) +#define SCI6 (*(volatile struct st_sci0 *)0x8A0C0) +#define SCI8 (*(volatile struct st_sci0 *)0x8A100) +#define SCI9 (*(volatile struct st_sci0 *)0x8A120) +#define SCI12 (*(volatile struct st_sci12 *)0x8B300) +#define SMCI0 (*(volatile struct st_smci *)0x8A000) +#define SMCI1 (*(volatile struct st_smci *)0x8A020) +#define SMCI2 (*(volatile struct st_smci *)0x8A040) +#define SMCI5 (*(volatile struct st_smci *)0x8A0A0) +#define SMCI6 (*(volatile struct st_smci *)0x8A0C0) +#define SMCI8 (*(volatile struct st_smci *)0x8A100) +#define SMCI9 (*(volatile struct st_smci *)0x8A120) +#define SMCI12 (*(volatile struct st_smci *)0x8B300) +#define SSI0 (*(volatile struct st_ssi *)0x8A500) +#define SYSTEM (*(volatile struct st_system *)0x80000) +#define TEMPS (*(volatile struct st_temps *)0x7FC0AC) +#define TMR0 (*(volatile struct st_tmr0 *)0x88200) +#define TMR1 (*(volatile struct st_tmr1 *)0x88201) +#define TMR2 (*(volatile struct st_tmr0 *)0x88210) +#define TMR3 (*(volatile struct st_tmr1 *)0x88211) +#define TMR01 (*(volatile struct st_tmr01 *)0x88204) +#define TMR23 (*(volatile struct st_tmr01 *)0x88214) +#define USB0 (*(volatile struct st_usb0 *)0xA0000) + +#pragma pack() +#endif + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/main.c b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/main.c new file mode 100644 index 000000000..9c0497643 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/main.c @@ -0,0 +1,277 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +/****************************************************************************** + * This project provides two demo applications. A simple blinky style project, + * and a more comprehensive test and demo application. The + * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting (defined in this file) is used to + * select between the two. The simply blinky demo is implemented and described + * in main_blinky.c. The more comprehensive test and demo application is + * implemented and described in main_full.c. + * + * This file implements the code that is not demo specific, including the + * hardware setup, standard FreeRTOS hook functions, and the ISR hander called + * by the RTOS after interrupt entry (including nesting) has been taken care of. + * + * ENSURE TO READ THE DOCUMENTATION PAGE FOR THIS PORT AND DEMO APPLICATION ON + * THE http://www.FreeRTOS.org WEB SITE FOR FULL INFORMATION ON USING THIS DEMO + * APPLICATION, AND ITS ASSOCIATE FreeRTOS ARCHITECTURE PORT! + * + */ + +/* Scheduler include files. */ +#include "FreeRTOS.h" +#include "task.h" +#include "semphr.h" + +/* Renesas includes. */ +/* Renesas includes. */ +#include +#include "r_cg_macrodriver.h" +#include "r_cg_sci.h" + +/* Set mainCREATE_SIMPLE_BLINKY_DEMO_ONLY to one to run the simple blinky demo, +or 0 to run the more comprehensive test and demo application. */ +#define mainCREATE_SIMPLE_BLINKY_DEMO_ONLY 1 + +/*-----------------------------------------------------------*/ + +/* + * Configure the hardware as necessary to run this demo. + */ +static void prvSetupHardware( void ); + +/* + * main_blinky() is used when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 1. + * main_full() is used when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 0. + */ +#if( mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 ) + extern void main_blinky( void ); +#else + extern void main_full( void ); +#endif /* #if mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 */ + +/* Prototypes for the standard FreeRTOS callback/hook functions implemented +within this file. */ +void vApplicationMallocFailedHook( void ); +void vApplicationIdleHook( void ); +void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName ); +void vApplicationTickHook( void ); + +/*-----------------------------------------------------------*/ + +int main( void ) +{ + /* Configure the hardware ready to run the demo. */ + prvSetupHardware(); + + /* The mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting is described at the top + of this file. */ + #if( mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 ) + { + main_blinky(); + } + #else + { + main_full(); + } + #endif + + return 0; +} +/*-----------------------------------------------------------*/ + +static void prvSetupHardware( void ) +{ + /* Set up SCI1 receive buffer */ + R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); + + /* Enable SCI1 operations */ + R_SCI1_Start(); + + LED0 = LED_OFF; + LED1 = LED_OFF; + LED2 = LED_OFF; + LED3 = LED_OFF; +} +/*-----------------------------------------------------------*/ + +void vApplicationMallocFailedHook( void ) +{ + /* Called if a call to pvPortMalloc() fails because there is insufficient + free memory available in the FreeRTOS heap. pvPortMalloc() is called + internally by FreeRTOS API functions that create tasks, queues, software + timers, and semaphores. The size of the FreeRTOS heap is set by the + configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */ + + /* Force an assert. */ + configASSERT( ( volatile void * ) NULL ); +} +/*-----------------------------------------------------------*/ + +void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName ) +{ + ( void ) pcTaskName; + ( void ) pxTask; + + /* Run time stack overflow checking is performed if + configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook + function is called if a stack overflow is detected. */ + + /* Force an assert. */ + configASSERT( ( volatile void * ) NULL ); +} +/*-----------------------------------------------------------*/ + +void vApplicationIdleHook( void ) +{ +volatile size_t xFreeHeapSpace; + + /* This is just a trivial example of an idle hook. It is called on each + cycle of the idle task. It must *NOT* attempt to block. In this case the + idle task just queries the amount of FreeRTOS heap that remains. See the + memory management section on the http://www.FreeRTOS.org web site for memory + management options. If there is a lot of heap memory free then the + configTOTAL_HEAP_SIZE value in FreeRTOSConfig.h can be reduced to free up + RAM. */ + xFreeHeapSpace = xPortGetFreeHeapSize(); + + /* Remove compiler warning about xFreeHeapSpace being set but never used. */ + ( void ) xFreeHeapSpace; +} +/*-----------------------------------------------------------*/ + +void vApplicationTickHook( void ) +{ + #if mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 0 + { + extern void vFullDemoTickHook( void ); + + vFullDemoTickHook(); + } + #endif +} +/*-----------------------------------------------------------*/ + +/* The RX port uses this callback function to configure its tick interrupt. +This allows the application to choose the tick interrupt source. */ +void vApplicationSetupTimerInterrupt( void ) +{ +const uint32_t ulEnableRegisterWrite = 0xA50BUL, ulDisableRegisterWrite = 0xA500UL; + + /* Disable register write protection. */ + SYSTEM.PRCR.WORD = ulEnableRegisterWrite; + + /* Enable compare match timer 0. */ + MSTP( CMT0 ) = 0; + + /* Interrupt on compare match. */ + CMT0.CMCR.BIT.CMIE = 1; + + /* Set the compare match value. */ + CMT0.CMCOR = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / configTICK_RATE_HZ ) -1 ) / 8 ); + + /* Divide the PCLK by 8. */ + CMT0.CMCR.BIT.CKS = 0; + + /* Enable the interrupt... */ + _IEN( _CMT0_CMI0 ) = 1; + + /* ...and set its priority to the application defined kernel priority. */ + _IPR( _CMT0_CMI0 ) = configKERNEL_INTERRUPT_PRIORITY; + + /* Start the timer. */ + CMT.CMSTR0.BIT.STR0 = 1; + + /* Reneable register protection. */ + SYSTEM.PRCR.WORD = ulDisableRegisterWrite; +} +/*-----------------------------------------------------------*/ + +#ifdef __ICCRX__ + + #include + + /* Called from the C start up code when compiled with IAR. */ + #pragma diag_suppress = Pm011 + int __low_level_init(void) + #pragma diag_default = Pm011 + { + extern void R_Systeminit( void ); + + __disable_interrupt(); + R_Systeminit(); + + return (int)(1U); + } + +#endif /* __ICCRX__ */ + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/rskrx113def.h b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/rskrx113def.h new file mode 100644 index 000000000..cd001d24a --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_GCC_e2studio_IAR/src/rskrx113def.h @@ -0,0 +1,61 @@ +/******************************************************************************* +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only +* intended for use with Renesas products. No other uses are authorized. This +* software is owned by Renesas Electronics Corporation and is protected under +* all applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING +* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT +* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE +* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. +* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS +* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE +* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR +* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE +* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software +* and to discontinue the availability of this software. By using this software, +* you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. +*******************************************************************************/ +/******************************************************************************* +* File Name : rskrx113def.h +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* H/W Platform : RSKRX113 +* Description : Defines macros relating to the RSK user LEDs and switches +* Creation Date: 26/08/2014 +*******************************************************************************/ + + +#ifndef RSKRX113_H +#define RSKRX113_H + +/******************************************************************************* +User Defines +*******************************************************************************/ +/* General Values */ +#define LED_ON (0) +#define LED_OFF (1) +#define SET_BIT_HIGH (1) +#define SET_BIT_LOW (0) +#define SET_BYTE_HIGH (0xFF) +#define SET_BYTE_LOW (0x00) + +/* Switches */ +#define SW1 (PORTJ.PIDR.BIT.B0) +#define SW2 (PORT3.PIDR.BIT.B2) +#define SW3 (PORT2.PIDR.BIT.B7) + +/* LED port settings */ +#define LED0 (PORT2.PODR.BIT.B2) +#define LED1 (PORT2.PODR.BIT.B3) +#define LED2 (PORT2.PODR.BIT.B4) +#define LED3 (PORT2.PODR.BIT.B5) + + +#endif + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.HardwareDebuglinker b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.HardwareDebuglinker new file mode 100644 index 000000000..159f1e209 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.HardwareDebuglinker @@ -0,0 +1,29 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.Releaselinker b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.Releaselinker new file mode 100644 index 000000000..cbc3b44af --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.Releaselinker @@ -0,0 +1,28 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.cproject b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.cproject new file mode 100644 index 000000000..325ef5b13 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.cproject @@ -0,0 +1,194 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.info b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.info new file mode 100644 index 000000000..69656f398 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.info @@ -0,0 +1,6 @@ +TOOL_CHAIN=Renesas RXC Toolchain +VERSION=v2.03.00 +TC_INSTALL=C:\devtools\Renesas\RX\2_3_0\ +VERSION_IDE= +E2STUDIO_VERSION=4.0.2.008 +ACTIVE_CONFIGURATION=HardwareDebug diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.project b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.project new file mode 100644 index 000000000..648ae6b1f --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.project @@ -0,0 +1,232 @@ + + + RTOSDemo + + + + + + com.renesas.cdt.core.genmakebuilder + + + + + org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder + full,incremental, + + + + + + org.eclipse.cdt.core.cnature + com.renesas.cdt.core.kpitcnature + com.renesas.cdt.core.kpitccnature + org.eclipse.cdt.managedbuilder.core.managedBuildNature + org.eclipse.cdt.managedbuilder.core.ScannerConfigNature + + + + src/FreeRTOS_Source + 2 + FREERTOS_ROOT/FreeRTOS/Source + + + src/Full_Demo/Standard_Demo_Tasks + 2 + FREERTOS_ROOT/FreeRTOS/Demo/Common/Minimal + + + src/Full_Demo/Standard_Demo_Tasks/include + 2 + FREERTOS_ROOT/FreeRTOS/Demo/Common/include + + + + + 1442828545389 + src/FreeRTOS_Source + 6 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-croutine.c + + + + 1442828574901 + src/FreeRTOS_Source/portable + 9 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-MemMang + + + + 1442828574911 + src/FreeRTOS_Source/portable + 9 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-Renesas + + + + 1442838201321 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-BlockQ.c + + + + 1442838201326 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-blocktim.c + + + + 1442838201332 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-countsem.c + + + + 1442838201337 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-death.c + + + + 1442838201342 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-dynamic.c + + + + 1442838201347 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-EventGroupsDemo.c + + + + 1442838201353 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-flop.c + + + + 1442838201358 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-GenQTest.c + + + + 1442838201363 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-IntQueue.c + + + + 1442838201367 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-IntSemTest.c + + + + 1442838201373 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-QueueOverwrite.c + + + + 1442838201377 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-recmutex.c + + + + 1442838201382 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-semtest.c + + + + 1442838201387 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-TaskNotify.c + + + + 1442838201391 + src/Full_Demo/Standard_Demo_Tasks + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-TimerDemo.c + + + + 1442832632368 + src/FreeRTOS_Source/portable/MemMang + 5 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-heap_4.c + + + + 1442828594752 + src/FreeRTOS_Source/portable/Renesas + 9 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-RX100 + + + + + + FREERTOS_ROOT + $%7BPARENT-3-PROJECT_LOC%7D + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgproject.cgp b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgproject.cgp new file mode 100644 index 000000000..b0da0aeb3 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgproject.cgp @@ -0,0 +1,77326 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgprojectDatas.datas b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgprojectDatas.datas new file mode 100644 index 000000000..7fe712d1f --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgprojectDatas.datas @@ -0,0 +1,3 @@ +# +#Wed Nov 19 15:44:46 GMT 2014 +CGExist=true diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.settings/Dependency_Scan_Preferences.prefs b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.settings/Dependency_Scan_Preferences.prefs new file mode 100644 index 000000000..c52c797ff --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/.settings/Dependency_Scan_Preferences.prefs @@ -0,0 +1,4 @@ +Build\ project\ excluding\ the\ dependencies=false +Re-generate\ and\ use\ dependencies\ during\ project\ build=true +Use\ existing\ dependencies\ during\ project\ build=false +eclipse.preferences.version=1 diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/RTOSDemo HardwareDebug.launch b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/RTOSDemo HardwareDebug.launch new file mode 100644 index 000000000..e78951892 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/RTOSDemo HardwareDebug.launch @@ -0,0 +1,101 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/RTOSDemo Release.launch b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/RTOSDemo Release.launch new file mode 100644 index 000000000..7364a96f6 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/RTOSDemo Release.launch @@ -0,0 +1,114 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/custom.bat b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/custom.bat new file mode 100644 index 000000000..e69de29bb diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/makefile.init b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/makefile.init new file mode 100644 index 000000000..6e9134b91 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/makefile.init @@ -0,0 +1,8 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +export INC_RX=C:\devtools\Renesas\RX\2_3_0\include +export RXC_LIB=C:\devtools\Renesas\RX\2_3_0\bin +export BIN_RX=C:\devtools\Renesas\RX\2_3_0\bin +PATH := $(PATH):C:\devtools\Renesas\RX\2_3_0\bin \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Blinky_Demo/main_blinky.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Blinky_Demo/main_blinky.c new file mode 100644 index 000000000..9ad0a7a61 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Blinky_Demo/main_blinky.c @@ -0,0 +1,235 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +/****************************************************************************** + * NOTE 1: This project provides two demo applications. A simple blinky style + * project, and a more comprehensive test and demo application. The + * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting in main.c is used to select + * between the two. See the notes on using mainCREATE_SIMPLE_BLINKY_DEMO_ONLY + * in main.c. This file implements the simply blinky style version. + * + * NOTE 2: This file only contains the source code that is specific to the + * basic demo. Generic functions, such FreeRTOS hook functions, and functions + * required to configure the hardware are defined in main.c. + ****************************************************************************** + * + * main_blinky() creates one queue, and two tasks. It then starts the + * scheduler. + * + * The Queue Send Task: + * The queue send task is implemented by the prvQueueSendTask() function in + * this file. prvQueueSendTask() sits in a loop that causes it to repeatedly + * block for 200 milliseconds, before sending the value 100 to the queue that + * was created within main_blinky(). Once the value is sent, the task loops + * back around to block for another 200 milliseconds...and so on. + * + * The Queue Receive Task: + * The queue receive task is implemented by the prvQueueReceiveTask() function + * in this file. prvQueueReceiveTask() sits in a loop where it repeatedly + * blocks on attempts to read data from the queue that was created within + * main_blinky(). When data is received, the task checks the value of the + * data, and if the value equals the expected 100, toggles an LED. The 'block + * time' parameter passed to the queue receive function specifies that the + * task should be held in the Blocked state indefinitely to wait for data to + * be available on the queue. The queue receive task will only leave the + * Blocked state when the queue send task writes to the queue. As the queue + * send task writes to the queue every 200 milliseconds, the queue receive + * task leaves the Blocked state every 200 milliseconds, and therefore toggles + * the LED every 200 milliseconds. + */ + +/* Kernel includes. */ +#include "FreeRTOS.h" +#include "task.h" +#include "semphr.h" + +/* Renesas includes. */ +#include +#include "r_cg_macrodriver.h" +#include "r_cg_userdefine.h" + +/* Priorities at which the tasks are created. */ +#define mainQUEUE_RECEIVE_TASK_PRIORITY ( tskIDLE_PRIORITY + 2 ) +#define mainQUEUE_SEND_TASK_PRIORITY ( tskIDLE_PRIORITY + 1 ) + +/* The rate at which data is sent to the queue. The 200ms value is converted +to ticks using the portTICK_PERIOD_MS constant. */ +#define mainQUEUE_SEND_FREQUENCY_MS ( 200 / portTICK_PERIOD_MS ) + +/* The number of items the queue can hold. This is 1 as the receive task +will remove items as they are added, meaning the send task should always find +the queue empty. */ +#define mainQUEUE_LENGTH ( 1 ) + +/*-----------------------------------------------------------*/ + +/* + * Called by main when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 1 in + * main.c. + */ +void main_blinky( void ); + +/* + * The tasks as described in the comments at the top of this file. + */ +static void prvQueueReceiveTask( void *pvParameters ); +static void prvQueueSendTask( void *pvParameters ); + +/*-----------------------------------------------------------*/ + +/* The queue used by both tasks. */ +static QueueHandle_t xQueue = NULL; + +/*-----------------------------------------------------------*/ + +void main_blinky( void ) +{ + /* Create the queue. */ + xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( uint32_t ) ); + + if( xQueue != NULL ) + { + /* Start the two tasks as described in the comments at the top of this + file. */ + xTaskCreate( prvQueueReceiveTask, /* The function that implements the task. */ + "Rx", /* The text name assigned to the task - for debug only as it is not used by the kernel. */ + configMINIMAL_STACK_SIZE, /* The size of the stack to allocate to the task. */ + NULL, /* The parameter passed to the task - not used in this case. */ + mainQUEUE_RECEIVE_TASK_PRIORITY, /* The priority assigned to the task. */ + NULL ); /* The task handle is not required, so NULL is passed. */ + + xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL ); + + /* Start the tasks and timer running. */ + vTaskStartScheduler(); + } + + /* If all is well, the scheduler will now be running, and the following + line will never be reached. If the following line does execute, then + there was either insufficient FreeRTOS heap memory available for the idle + and/or timer tasks to be created, or vTaskStartScheduler() was called from + User mode. See the memory management section on the FreeRTOS web site for + more details on the FreeRTOS heap http://www.freertos.org/a00111.html. The + mode from which main() is called is set in the C start up code and must be + a privileged mode (not user mode). */ + for( ;; ); +} +/*-----------------------------------------------------------*/ + +static void prvQueueSendTask( void *pvParameters ) +{ +TickType_t xNextWakeTime; +const unsigned long ulValueToSend = 100UL; + + /* Remove compiler warning about unused parameter. */ + ( void ) pvParameters; + + /* Initialise xNextWakeTime - this only needs to be done once. */ + xNextWakeTime = xTaskGetTickCount(); + + for( ;; ) + { + /* Place this task in the blocked state until it is time to run again. */ + vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS ); + + /* Send to the queue - causing the queue receive task to unblock and + toggle the LED. 0 is used as the block time so the sending operation + will not block - it shouldn't need to block as the queue should always + be empty at this point in the code. */ + xQueueSend( xQueue, &ulValueToSend, 0U ); + } +} +/*-----------------------------------------------------------*/ + +static void prvQueueReceiveTask( void *pvParameters ) +{ +unsigned long ulReceivedValue; +const unsigned long ulExpectedValue = 100UL; + + /* Remove compiler warning about unused parameter. */ + ( void ) pvParameters; + + for( ;; ) + { + /* Wait until something arrives in the queue - this task will block + indefinitely provided INCLUDE_vTaskSuspend is set to 1 in + FreeRTOSConfig.h. */ + xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY ); + + /* To get here something must have been received from the queue, but + is it the expected value? If it is, toggle the LED. */ + if( ulReceivedValue == ulExpectedValue ) + { + LED0 = !LED0; + ulReceivedValue = 0U; + } + } +} +/*-----------------------------------------------------------*/ + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/FreeRTOSConfig.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/FreeRTOSConfig.h new file mode 100644 index 000000000..94e4d45e0 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/FreeRTOSConfig.h @@ -0,0 +1,161 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + + +#ifndef FREERTOS_CONFIG_H +#define FREERTOS_CONFIG_H + +/* Hardware specifics. */ +#include "iodefine.h" + +/*----------------------------------------------------------- + * Application specific definitions. + * + * These definitions should be adjusted for your particular hardware and + * application requirements. + * + * THESE PARAMETERS ARE DESCRIBED WITHIN THE 'CONFIGURATION' SECTION OF THE + * FreeRTOS API DOCUMENTATION AVAILABLE ON THE FreeRTOS.org WEB SITE. + * + * See http://www.freertos.org/a00110.html. + *----------------------------------------------------------*/ + +#define configUSE_PREEMPTION 1 +#define configUSE_IDLE_HOOK 0 +#define configUSE_TICK_HOOK 1 +#define configCPU_CLOCK_HZ ( 32000000 ) /* Set in mcu_info.h. */ +#define configPERIPHERAL_CLOCK_HZ ( 32000000 ) /* Set in muc_info.h. */ +#define configTICK_RATE_HZ ( ( TickType_t ) 1000 ) +#define configMINIMAL_STACK_SIZE ( ( unsigned short ) 100 ) +#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 45 * 1024 ) ) +#define configMAX_TASK_NAME_LEN ( 12 ) +#define configUSE_TRACE_FACILITY 1 +#define configUSE_16_BIT_TICKS 0 +#define configIDLE_SHOULD_YIELD 1 +#define configUSE_CO_ROUTINES 0 +#define configUSE_MUTEXES 1 +#define configGENERATE_RUN_TIME_STATS 0 +#define configCHECK_FOR_STACK_OVERFLOW 2 +#define configUSE_RECURSIVE_MUTEXES 1 +#define configQUEUE_REGISTRY_SIZE 0 +#define configUSE_MALLOC_FAILED_HOOK 0 +#define configUSE_APPLICATION_TASK_TAG 0 +#define configUSE_COUNTING_SEMAPHORES 1 + +#define configMAX_PRIORITIES ( 7 ) +#define configMAX_CO_ROUTINE_PRIORITIES ( 2 ) + +/* Software timer definitions. */ +#define configUSE_TIMERS 1 +#define configTIMER_TASK_PRIORITY ( 3 ) +#define configTIMER_QUEUE_LENGTH 5 +#define configTIMER_TASK_STACK_DEPTH ( configMINIMAL_STACK_SIZE ) + +/* The interrupt priority used by the kernel itself for the tick interrupt and +the pended interrupt. This would normally be the lowest priority. */ +#define configKERNEL_INTERRUPT_PRIORITY 1 + +/* The maximum interrupt priority from which FreeRTOS API calls can be made. +Interrupts that use a priority above this will not be effected by anything the +kernel is doing. */ +#define configMAX_SYSCALL_INTERRUPT_PRIORITY 4 + +/* Set the following definitions to 1 to include the API function, or zero +to exclude the API function. */ + +#define INCLUDE_vTaskPrioritySet 1 +#define INCLUDE_uxTaskPriorityGet 1 +#define INCLUDE_vTaskDelete 1 +#define INCLUDE_vTaskCleanUpResources 0 +#define INCLUDE_vTaskSuspend 1 +#define INCLUDE_vTaskDelayUntil 1 +#define INCLUDE_vTaskDelay 1 +#define INCLUDE_uxTaskGetStackHighWaterMark 1 +#define INCLUDE_xTaskGetSchedulerState 1 +#define INCLUDE_eTaskGetState 1 +#define INCLUDE_xTimerPendFunctionCall 1 + +#define configASSERT( x ) if( ( x ) == 0 ) { taskDISABLE_INTERRUPTS(); for( ;; ); } + +/* The configPRE_SLEEP_PROCESSING() and configPOST_SLEEP_PROCESSING() macros +allow the application writer to add additional code before and after the MCU is +placed into the low power state respectively. The implementations provided in +this demo can be extended to save even more power - for example the analog +input used by the low power demo could be switched off in the pre-sleep macro +and back on again in the post sleep macro. */ +void vPreSleepProcessing( unsigned long xExpectedIdleTime ); +void vPostSleepProcessing( unsigned long xExpectedIdleTime ); +#define configPRE_SLEEP_PROCESSING( xExpectedIdleTime ) vPreSleepProcessing( xExpectedIdleTime ); +#define configPOST_SLEEP_PROCESSING( xExpectedIdleTime ) vPostSleepProcessing( xExpectedIdleTime ); + +/* configTICK_VECTOR must be set to the interrupt vector used by the peripheral +that generates the tick interrupt. */ +#define configTICK_VECTOR VECT_CMT0_CMI0 + +#endif /* FREERTOS_CONFIG_H */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.c new file mode 100644 index 000000000..e7dffe6e3 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.c @@ -0,0 +1,162 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +/* + * This file contains the non-portable and therefore RX62N specific parts of + * the IntQueue standard demo task - namely the configuration of the timers + * that generate the interrupts and the interrupt entry points. + */ + +/* Scheduler includes. */ +#include "FreeRTOS.h" +#include "task.h" + +/* Demo includes. */ +#include "IntQueueTimer.h" +#include "IntQueue.h" + +/* Hardware specifics. */ +#include "iodefine.h" + +#define tmrTIMER_0_1_FREQUENCY ( 2000UL ) +#define tmrTIMER_2_3_FREQUENCY ( 2407UL ) + +void vInitialiseTimerForIntQueueTest( void ) +{ + /* Ensure interrupts do not start until full configuration is complete. */ + portENTER_CRITICAL(); + { + SYSTEM.PRCR.WORD = 0xa502; + + /* Cascade two 8bit timer channels to generate the interrupts. + 8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are + utilised for this test. */ + + /* Enable the timers. */ + SYSTEM.MSTPCRA.BIT.MSTPA5 = 0; + SYSTEM.MSTPCRA.BIT.MSTPA4 = 0; + + /* Enable compare match A interrupt request. */ + TMR0.TCR.BIT.CMIEA = 1; + TMR2.TCR.BIT.CMIEA = 1; + + /* Clear the timer on compare match A. */ + TMR0.TCR.BIT.CCLR = 1; + TMR2.TCR.BIT.CCLR = 1; + + /* Set the compare match value. */ + TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); + TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); + + /* 16 bit operation ( count from timer 1,2 ). */ + TMR0.TCCR.BIT.CSS = 3; + TMR2.TCCR.BIT.CSS = 3; + + /* Use PCLK as the input. */ + TMR1.TCCR.BIT.CSS = 1; + TMR3.TCCR.BIT.CSS = 1; + + /* Divide PCLK by 8. */ + TMR1.TCCR.BIT.CKS = 2; + TMR3.TCCR.BIT.CKS = 2; + + /* Enable TMR 0, 2 interrupts. */ + TMR0.TCR.BIT.CMIEA = 1; + TMR2.TCR.BIT.CMIEA = 1; + + /* Set interrupt priority and enable. */ + IPR( TMR0, CMIA0 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1; + IR( TMR0, CMIA0 ) = 0U; + IEN( TMR0, CMIA0 ) = 1U; + + /* Do the same for TMR2, but to vector 129. */ + IPR( TMR2, CMIA2 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 2; + IR( TMR2, CMIA2 ) = 0U; + IEN( TMR2, CMIA2 ) = 1U; + } + portEXIT_CRITICAL(); +} +/*-----------------------------------------------------------*/ + +#pragma interrupt r_tmr_cmia0_interrupt(vect=VECT(TMR0,CMIA0)) +void r_tmr_cmia0_interrupt( void ) +{ + portYIELD_FROM_ISR( xFirstTimerHandler() ); +} +/*-----------------------------------------------------------*/ + +#pragma interrupt r_tmr_cmia2_interrupt(vect=VECT(TMR2,CMIA2)) +void r_tmr_cmia2_interrupt( void ) +{ + portYIELD_FROM_ISR( xSecondTimerHandler() ); +} + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.h new file mode 100644 index 000000000..fcf9f8c1f --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.h @@ -0,0 +1,78 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +#ifndef INT_QUEUE_TIMER_H +#define INT_QUEUE_TIMER_H + +void vInitialiseTimerForIntQueueTest( void ); +portBASE_TYPE xTimer0Handler( void ); +portBASE_TYPE xTimer1Handler( void ); + +#endif + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Full_Demo/main_full.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Full_Demo/main_full.c new file mode 100644 index 000000000..859a90cac --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Full_Demo/main_full.c @@ -0,0 +1,665 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +/****************************************************************************** + * NOTE 1: This project provides two demo applications. A simple blinky + * style project, and a more comprehensive test and demo application. The + * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting in main.c is used to + * select between the two. See the notes on using + * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY in main.c. This file implements the + * comprehensive version. + * + * NOTE 2: This file only contains the source code that is specific to the + * full demo. Generic functions, such FreeRTOS hook functions, and functions + * required to configure the hardware, are defined in main.c. + * + ****************************************************************************** + * + * main_full() creates all the demo application tasks and software timers, then + * starts the scheduler. The web documentation provides more details of the + * standard demo application tasks, which provide no particular functionality, + * but do provide a good example of how to use the FreeRTOS API. + * + * In addition to the standard demo tasks, the following tasks and tests are + * defined and/or created within this file: + * + * "Reg test" tasks - These fill both the core and floating point registers with + * known values, then check that each register maintains its expected value for + * the lifetime of the task. Each task uses a different set of values. The reg + * test tasks execute with a very low priority, so get preempted very + * frequently. A register containing an unexpected value is indicative of an + * error in the context switching mechanism. + * + * "Check" task - The check task period is initially set to three seconds. The + * task checks that all the standard demo tasks, and the register check tasks, + * are not only still executing, but are executing without reporting any errors. + * If the check task discovers that a task has either stalled, or reported an + * error, then it changes its own execution period from the initial three + * seconds, to just 200ms. The check task also toggles an LED each time it is + * called. This provides a visual indication of the system status: If the LED + * toggles every three seconds, then no issues have been discovered. If the LED + * toggles every 200ms, then an issue has been discovered with at least one + * task. + */ + +/* Standard includes. */ +#include + +/* Kernel includes. */ +#include "FreeRTOS.h" +#include "task.h" +#include "timers.h" +#include "semphr.h" + +/* Standard demo application includes. */ +#include "semtest.h" +#include "dynamic.h" +#include "BlockQ.h" +#include "blocktim.h" +#include "countsem.h" +#include "GenQTest.h" +#include "recmutex.h" +#include "death.h" +#include "partest.h" +#include "comtest2.h" +#include "serial.h" +#include "TimerDemo.h" +#include "QueueOverwrite.h" +#include "IntQueue.h" +#include "EventGroupsDemo.h" +#include "TaskNotify.h" +#include "IntSemTest.h" + +/* Renesas includes. */ +#include +#include "r_cg_macrodriver.h" +#include "r_cg_userdefine.h" + +/* Priorities for the demo application tasks. */ +#define mainSEM_TEST_PRIORITY ( tskIDLE_PRIORITY + 1UL ) +#define mainBLOCK_Q_PRIORITY ( tskIDLE_PRIORITY + 2UL ) +#define mainCREATOR_TASK_PRIORITY ( tskIDLE_PRIORITY + 3UL ) +#define mainUART_COMMAND_CONSOLE_STACK_SIZE ( configMINIMAL_STACK_SIZE * 3UL ) +#define mainCOM_TEST_TASK_PRIORITY ( tskIDLE_PRIORITY + 2 ) +#define mainCHECK_TASK_PRIORITY ( configMAX_PRIORITIES - 1 ) +#define mainQUEUE_OVERWRITE_PRIORITY ( tskIDLE_PRIORITY ) + +/* The priority used by the UART command console task. */ +#define mainUART_COMMAND_CONSOLE_TASK_PRIORITY ( configMAX_PRIORITIES - 2 ) + +/* A block time of zero simply means "don't block". */ +#define mainDONT_BLOCK ( 0UL ) + +/* The period after which the check timer will expire, in ms, provided no errors +have been reported by any of the standard demo tasks. ms are converted to the +equivalent in ticks using the portTICK_PERIOD_MS constant. */ +#define mainNO_ERROR_CHECK_TASK_PERIOD ( 3000UL / portTICK_PERIOD_MS ) + +/* The period at which the check timer will expire, in ms, if an error has been +reported in one of the standard demo tasks. ms are converted to the equivalent +in ticks using the portTICK_PERIOD_MS constant. */ +#define mainERROR_CHECK_TASK_PERIOD ( 200UL / portTICK_PERIOD_MS ) + +/* Parameters that are passed into the register check tasks solely for the +purpose of ensuring parameters are passed into tasks correctly. */ +#define mainREG_TEST_1_PARAMETER ( ( void * ) 0x12121212UL ) +#define mainREG_TEST_2_PARAMETER ( ( void * ) 0x12345678UL ) + +/* The base period used by the timer test tasks. */ +#define mainTIMER_TEST_PERIOD ( 50 ) + +/*-----------------------------------------------------------*/ + +/* + * Entry point for the comprehensive demo (as opposed to the simple blinky + * demo). + */ +void main_full( void ); + +/* + * The full demo includes some functionality called from the tick hook. + */ +void vFullDemoTickHook( void ); + + /* + * The check task, as described at the top of this file. + */ +static void prvCheckTask( void *pvParameters ); + +/* + * Register check tasks, and the tasks used to write over and check the contents + * of the registers, as described at the top of this file. The nature of these + * files necessitates that they are written in assembly, but the entry points + * are kept in the C file for the convenience of checking the task parameter. + */ +static void prvRegTest1Task( void *pvParameters ); +static void prvRegTest2Task( void *pvParameters ); +static void prvRegTest1Implementation( void ); +static void prvRegTest2Implementation( void ); + +/* + * A high priority task that does nothing other than execute at a pseudo random + * time to ensure the other test tasks don't just execute in a repeating + * pattern. + */ +static void prvPseudoRandomiser( void *pvParameters ); + +/*-----------------------------------------------------------*/ + +/* The following two variables are used to communicate the status of the +register check tasks to the check task. If the variables keep incrementing, +then the register check tasks have not discovered any errors. If a variable +stops incrementing, then an error has been found. */ +volatile unsigned long ulRegTest1LoopCounter = 0UL, ulRegTest2LoopCounter = 0UL; + +/* String for display in the web server. It is set to an error message if the +check task detects an error. */ +const char *pcStatusMessage = "All tasks running without error"; +/*-----------------------------------------------------------*/ + +void main_full( void ) +{ + /* Start all the other standard demo/test tasks. They have no particular + functionality, but do demonstrate how to use the FreeRTOS API and test the + kernel port. */ + vStartInterruptQueueTasks(); + vStartDynamicPriorityTasks(); + vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY ); + vCreateBlockTimeTasks(); + vStartCountingSemaphoreTasks(); + vStartGenericQueueTasks( tskIDLE_PRIORITY ); + vStartRecursiveMutexTasks(); + vStartSemaphoreTasks( mainSEM_TEST_PRIORITY ); + vStartTimerDemoTask( mainTIMER_TEST_PERIOD ); + vStartQueueOverwriteTask( mainQUEUE_OVERWRITE_PRIORITY ); + vStartEventGroupTasks(); + vStartTaskNotifyTask(); + vStartInterruptSemaphoreTasks(); + + /* Create the register check tasks, as described at the top of this file */ + xTaskCreate( prvRegTest1Task, "RegTst1", configMINIMAL_STACK_SIZE, mainREG_TEST_1_PARAMETER, tskIDLE_PRIORITY, NULL ); + xTaskCreate( prvRegTest2Task, "RegTst2", configMINIMAL_STACK_SIZE, mainREG_TEST_2_PARAMETER, tskIDLE_PRIORITY, NULL ); + + /* Create the task that just adds a little random behaviour. */ + xTaskCreate( prvPseudoRandomiser, "Rnd", configMINIMAL_STACK_SIZE, NULL, configMAX_PRIORITIES - 1, NULL ); + + /* Create the task that performs the 'check' functionality, as described at + the top of this file. */ + xTaskCreate( prvCheckTask, "Check", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL ); + + /* The set of tasks created by the following function call have to be + created last as they keep account of the number of tasks they expect to see + running. */ + vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY ); + + /* Start the scheduler. */ + vTaskStartScheduler(); + + /* If all is well, the scheduler will now be running, and the following + line will never be reached. If the following line does execute, then + there was either insufficient FreeRTOS heap memory available for the idle + and/or timer tasks to be created, or vTaskStartScheduler() was called from + User mode. See the memory management section on the FreeRTOS web site for + more details on the FreeRTOS heap http://www.freertos.org/a00111.html. The + mode from which main() is called is set in the C start up code and must be + a privileged mode (not user mode). */ + for( ;; ); +} +/*-----------------------------------------------------------*/ + +static void prvCheckTask( void *pvParameters ) +{ +TickType_t xDelayPeriod = mainNO_ERROR_CHECK_TASK_PERIOD; +TickType_t xLastExecutionTime; +static unsigned long ulLastRegTest1Value = 0, ulLastRegTest2Value = 0; +unsigned long ulErrorFound = pdFALSE; + + /* Just to stop compiler warnings. */ + ( void ) pvParameters; + + /* Initialise xLastExecutionTime so the first call to vTaskDelayUntil() + works correctly. */ + xLastExecutionTime = xTaskGetTickCount(); + + /* Cycle for ever, delaying then checking all the other tasks are still + operating without error. The onboard LED is toggled on each iteration. + If an error is detected then the delay period is decreased from + mainNO_ERROR_CHECK_TASK_PERIOD to mainERROR_CHECK_TASK_PERIOD. This has the + effect of increasing the rate at which the onboard LED toggles, and in so + doing gives visual feedback of the system status. */ + for( ;; ) + { + /* Delay until it is time to execute again. */ + vTaskDelayUntil( &xLastExecutionTime, xDelayPeriod ); + + /* Check all the demo tasks (other than the flash tasks) to ensure + that they are all still running, and that none have detected an error. */ + if( xAreIntQueueTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 0UL; + } + + if( xAreDynamicPriorityTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 2UL; + } + + if( xAreBlockingQueuesStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 3UL; + } + + if ( xAreBlockTimeTestTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 4UL; + } + + if ( xAreGenericQueueTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 5UL; + } + + if ( xAreRecursiveMutexTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 6UL; + } + + if( xIsCreateTaskStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 7UL; + } + + if( xAreSemaphoreTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 8UL; + } + + if( xAreTimerDemoTasksStillRunning( ( TickType_t ) mainNO_ERROR_CHECK_TASK_PERIOD ) != pdPASS ) + { + ulErrorFound |= 1UL << 9UL; + } + + if( xAreCountingSemaphoreTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 10UL; + } + + if( xIsQueueOverwriteTaskStillRunning() != pdPASS ) + { + ulErrorFound |= 1UL << 11UL; + } + + if( xAreEventGroupTasksStillRunning() != pdPASS ) + { + ulErrorFound |= 1UL << 12UL; + } + + if( xAreTaskNotificationTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 13UL; + } + + if( xAreInterruptSemaphoreTasksStillRunning() != pdTRUE ) + { + ulErrorFound |= 1UL << 14UL; + } + + /* Check that the register test 1 task is still running. */ + if( ulLastRegTest1Value == ulRegTest1LoopCounter ) + { + ulErrorFound |= 1UL << 15UL; + } + ulLastRegTest1Value = ulRegTest1LoopCounter; + + /* Check that the register test 2 task is still running. */ + if( ulLastRegTest2Value == ulRegTest2LoopCounter ) + { + ulErrorFound |= 1UL << 16UL; + } + ulLastRegTest2Value = ulRegTest2LoopCounter; + + /* Toggle the check LED to give an indication of the system status. If + the LED toggles every mainNO_ERROR_CHECK_TASK_PERIOD milliseconds then + everything is ok. A faster toggle indicates an error. */ + LED0 = !LED0; + + if( ulErrorFound != pdFALSE ) + { + /* An error has been detected in one of the tasks - flash the LED + at a higher frequency to give visible feedback that something has + gone wrong (it might just be that the loop back connector required + by the comtest tasks has not been fitted). */ + xDelayPeriod = mainERROR_CHECK_TASK_PERIOD; + pcStatusMessage = "Error found in at least one task."; + } + } +} +/*-----------------------------------------------------------*/ + +static void prvPseudoRandomiser( void *pvParameters ) +{ +const uint32_t ulMultiplier = 0x015a4e35UL, ulIncrement = 1UL, ulMinDelay = ( 35 / portTICK_PERIOD_MS ); +volatile uint32_t ulNextRand = ( uint32_t ) &pvParameters, ulValue; + + /* This task does nothing other than ensure there is a little bit of + disruption in the scheduling pattern of the other tasks. Normally this is + done by generating interrupts at pseudo random times. */ + for( ;; ) + { + ulNextRand = ( ulMultiplier * ulNextRand ) + ulIncrement; + ulValue = ( ulNextRand >> 16UL ) & 0xffUL; + + if( ulValue < ulMinDelay ) + { + ulValue = ulMinDelay; + } + + vTaskDelay( ulValue ); + + while( ulValue > 0 ) + { + nop(); + nop(); + nop(); + nop(); + nop(); + nop(); + nop(); + nop(); + + ulValue--; + } + } +} +/*-----------------------------------------------------------*/ + +void vFullDemoTickHook( void ) +{ + /* The full demo includes a software timer demo/test that requires + prodding periodically from the tick interrupt. */ + vTimerPeriodicISRTests(); + + /* Call the periodic queue overwrite from ISR demo. */ + vQueueOverwritePeriodicISRDemo(); + + /* Call the periodic event group from ISR demo. */ + vPeriodicEventGroupsProcessing(); + + /* Use task notifications from an interrupt. */ + xNotifyTaskFromISR(); + + /* Use mutexes from interrupts. */ + vInterruptSemaphorePeriodicTest(); +} +/*-----------------------------------------------------------*/ + +/* This function is explained in the comments at the top of this file. */ +static void prvRegTest1Task( void *pvParameters ) +{ + if( pvParameters != mainREG_TEST_1_PARAMETER ) + { + /* The parameter did not contain the expected value. */ + for( ;; ) + { + /* Stop the tick interrupt so its obvious something has gone wrong. */ + taskDISABLE_INTERRUPTS(); + } + } + + /* This is an inline asm function that never returns. */ + prvRegTest1Implementation(); +} +/*-----------------------------------------------------------*/ + +/* This function is explained in the comments at the top of this file. */ +static void prvRegTest2Task( void *pvParameters ) +{ + if( pvParameters != mainREG_TEST_2_PARAMETER ) + { + /* The parameter did not contain the expected value. */ + for( ;; ) + { + /* Stop the tick interrupt so its obvious something has gone wrong. */ + taskDISABLE_INTERRUPTS(); + } + } + + /* This is an inline asm function that never returns. */ + prvRegTest2Implementation(); +} +/*-----------------------------------------------------------*/ + +/* This function is explained in the comments at the top of this file. */ +#pragma inline_asm prvRegTest1Implementation +static void prvRegTest1Implementation( void ) +{ + ; Put a known value in each register. + MOV.L #1, R1 + MOV.L #2, R2 + MOV.L #3, R3 + MOV.L #4, R4 + MOV.L #5, R5 + MOV.L #6, R6 + MOV.L #7, R7 + MOV.L #8, R8 + MOV.L #9, R9 + MOV.L #10, R10 + MOV.L #11, R11 + MOV.L #12, R12 + MOV.L #13, R13 + MOV.L #14, R14 + MOV.L #15, R15 + + ; Loop, checking each itteration that each register still contains the + ; expected value. +TestLoop1: + + ; Push the registers that are going to get clobbered. + PUSHM R14-R15 + + ; Increment the loop counter to show this task is still getting CPU time. + MOV.L #_ulRegTest1LoopCounter, R14 + MOV.L [ R14 ], R15 + ADD #1, R15 + MOV.L R15, [ R14 ] + + ; Yield to extend the text coverage. Set the bit in the ITU SWINTR register. + MOV.L #1, R14 + MOV.L #0872E0H, R15 + MOV.B R14, [R15] + NOP + NOP + + ; Restore the clobbered registers. + POPM R14-R15 + + ; Now compare each register to ensure it still contains the value that was + ; set before this loop was entered. + CMP #1, R1 + BNE RegTest1Error + CMP #2, R2 + BNE RegTest1Error + CMP #3, R3 + BNE RegTest1Error + CMP #4, R4 + BNE RegTest1Error + CMP #5, R5 + BNE RegTest1Error + CMP #6, R6 + BNE RegTest1Error + CMP #7, R7 + BNE RegTest1Error + CMP #8, R8 + BNE RegTest1Error + CMP #9, R9 + BNE RegTest1Error + CMP #10, R10 + BNE RegTest1Error + CMP #11, R11 + BNE RegTest1Error + CMP #12, R12 + BNE RegTest1Error + CMP #13, R13 + BNE RegTest1Error + CMP #14, R14 + BNE RegTest1Error + CMP #15, R15 + BNE RegTest1Error + + ; All comparisons passed, start a new itteratio of this loop. + BRA TestLoop1 + +RegTest1Error: + ; A compare failed, just loop here so the loop counter stops incrementing + ; causing the check task to indicate the error. + BRA RegTest1Error +} +/*-----------------------------------------------------------*/ + +/* This function is explained in the comments at the top of this file. */ +#pragma inline_asm prvRegTest2Implementation +static void prvRegTest2Implementation( void ) +{ + ; Put a known value in each register. + MOV.L #10, R1 + MOV.L #20, R2 + MOV.L #30, R3 + MOV.L #40, R4 + MOV.L #50, R5 + MOV.L #60, R6 + MOV.L #70, R7 + MOV.L #80, R8 + MOV.L #90, R9 + MOV.L #100, R10 + MOV.L #110, R11 + MOV.L #120, R12 + MOV.L #130, R13 + MOV.L #140, R14 + MOV.L #150, R15 + + ; Loop, checking on each itteration that each register still contains the + ; expected value. +TestLoop2: + + ; Push the registers that are going to get clobbered. + PUSHM R14-R15 + + ; Increment the loop counter to show this task is still getting CPU time. + MOV.L #_ulRegTest2LoopCounter, R14 + MOV.L [ R14 ], R15 + ADD #1, R15 + MOV.L R15, [ R14 ] + + ; Restore the clobbered registers. + POPM R14-R15 + + CMP #10, R1 + BNE RegTest2Error + CMP #20, R2 + BNE RegTest2Error + CMP #30, R3 + BNE RegTest2Error + CMP #40, R4 + BNE RegTest2Error + CMP #50, R5 + BNE RegTest2Error + CMP #60, R6 + BNE RegTest2Error + CMP #70, R7 + BNE RegTest2Error + CMP #80, R8 + BNE RegTest2Error + CMP #90, R9 + BNE RegTest2Error + CMP #100, R10 + BNE RegTest2Error + CMP #110, R11 + BNE RegTest2Error + CMP #120, R12 + BNE RegTest2Error + CMP #130, R13 + BNE RegTest2Error + CMP #140, R14 + BNE RegTest2Error + CMP #150, R15 + BNE RegTest2Error + + ; All comparisons passed, start a new itteratio of this loop. + BRA TestLoop2 + +RegTest2Error: + ; A compare failed, just loop here so the loop counter stops incrementing + ; - causing the check task to indicate the error. + BRA RegTest2Error +} +/*-----------------------------------------------------------*/ + + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.c new file mode 100644 index 000000000..f553edea2 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.c @@ -0,0 +1,112 @@ +/******************************************************************************* + * DISCLAIMER + * This software is supplied by Renesas Electronics Corporation and is only + * intended for use with Renesas products. No other uses are authorized. This + * software is owned by Renesas Electronics Corporation and is protected under + * all applicable laws, including copyright laws. + * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING + * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT + * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE + * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. + * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS + * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE + * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR + * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE + * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. + * Renesas reserves the right, without notice, to make changes to this software + * and to discontinue the availability of this software. By using this software, + * you agree to the additional terms and conditions found by accessing the + * following link: + * http://www.renesas.com/disclaimer + *******************************************************************************/ +/* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. */ +/******************************************************************************* + * File Name : r_rsk_async.c + * Version : 1.00 + * Device(s) : R5F51138AxFP + * Tool-Chain : CCRX + * H/W Platform : RSKRX113 + * Description : Functions used to send data via the SCI in asynchronous mode + *******************************************************************************/ +/******************************************************************************* + * History : 26.08.2014 Ver. 1.00 First Release + *******************************************************************************/ + +/******************************************************************************* + System Includes + *******************************************************************************/ +/* Following header file provides string type definitions. */ +#include + +/******************************************************************************* + User Includes (Project Level Includes) + *******************************************************************************/ +/* Defines port registers */ +#include "r_cg_macrodriver.h" +#include "r_cg_sci.h" +#include "r_rsk_async.h" + +/******************************************************************************* + User Defines + *******************************************************************************/ + +/******************************************************************************* + * Global Variables + *******************************************************************************/ + +/* Declaration of the command string to clear the terminal screen */ +static const char cmd_clr_scr[] = +{ 27, 91, 50, 74, 0, 27, 91, 72, 0 }; + +/******************************************************************************* + * Function Prototypes + *******************************************************************************/ + +/* text_write function prototype */ +static void text_write (const char * const msg_string); + +/******************************************************************************* + * Function Name: R_ASYNC_Init + * Description : This function initialises the SCI channel connected to the + * RS232 connector on the RSK. The channel is configured for + * transmission and reception, and instructions are sent to the + * terminal. + * Argument : none + * Return value : none + *******************************************************************************/ +void R_ASYNC_Init (void) +{ + + /* Set up SCI1 receive buffer */ + R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); + + /* Enable SCI1 operations */ + R_SCI1_Start(); + + /* Clear the text on terminal window */ + text_write(cmd_clr_scr); + + /* Display splash screen on terminal window */ + text_write("Renesas RSKRX113 Async Serial \r\n"); + + /* Inform user on how to stop transmission */ + text_write("Press 'z' to stop and any key to resume\r\n\n"); +} +/******************************************************************************* + * End of function R_ASYNC_Init + *******************************************************************************/ + +/******************************************************************************* + * Function Name : text_write + * Description : Transmits null-terminated string. + * Argument : (char*) msg_string - null terminated string + * Return value : None + *******************************************************************************/ +static void text_write (const char * const msg_string) +{ + R_SCI1_AsyncTransmit((uint8_t *) msg_string, (uint16_t) strlen(msg_string)); +} +/******************************************************************************* + * End of function text_write + *******************************************************************************/ + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.h new file mode 100644 index 000000000..ffcadfe36 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.h @@ -0,0 +1,50 @@ +/******************************************************************************* + * DISCLAIMER + * This software is supplied by Renesas Electronics Corporation and is only + * intended for use with Renesas products. No other uses are authorized. This + * software is owned by Renesas Electronics Corporation and is protected under + * all applicable laws, including copyright laws. + * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING + * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT + * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE + * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. + * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS + * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE + * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR + * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE + * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. + * Renesas reserves the right, without notice, to make changes to this software + * and to discontinue the availability of this software. By using this software, + * you agree to the additional terms and conditions found by accessing the + * following link: + * http://www.renesas.com/disclaimer + *******************************************************************************/ +/* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. */ +/******************************************************************************* + * File Name : r_rsk_async.h + * Version : 1.00 + * Device(s) : R5F51138AxFP + * Tool-Chain : CCRX + * H/W Platform : RSKRX113 + * Description : Functions used to send data via the SCI in asynchronous mode + ******************************************************************************/ +/******************************************************************************* + * History : 26.08.2014 Ver. 1.00 First Release + *******************************************************************************/ + +/******************************************************************************* + * Macro Definitions + *******************************************************************************/ +/* Multiple inclusion prevention macro */ +#ifndef R_RSK_ASYNC_H +#define R_RSK_ASYNC_H + +/******************************************************************************* + * Global Function Prototypes + *******************************************************************************/ +/* initialise asynchronous transmission*/ +void R_ASYNC_Init (void); + +/* End of multiple inclusion prevention macro */ +#endif + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.c new file mode 100644 index 000000000..431e14071 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.c @@ -0,0 +1,131 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_cgc.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for CGC module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_cgc.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: R_CGC_Create +* Description : This function initializes the clock generator. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_CGC_Create(void) +{ + uint32_t sckcr_dummy; + uint32_t w_count; + + /* Set main clock control registers */ + SYSTEM.MOFCR.BYTE = _00_CGC_MAINOSC_RESONATOR | _20_CGC_MAINOSC_OVER10M; + SYSTEM.MOSCWTCR.BYTE = _06_CGC_OSC_WAIT_CYCLE_32768; + + /* Set main clock operation */ + SYSTEM.MOSCCR.BIT.MOSTP = 0U; + + /* Wait for main clock oscillator wait counter overflow */ + while (1U != SYSTEM.OSCOVFSR.BIT.MOOVF); + + /* Set system clock */ + sckcr_dummy = _00000000_CGC_PCLKD_DIV_1 | _00000000_CGC_PCLKB_DIV_1 | _00000000_CGC_ICLK_DIV_1 | + _00000000_CGC_FCLK_DIV_1; + SYSTEM.SCKCR.LONG = sckcr_dummy; + + while (SYSTEM.SCKCR.LONG != sckcr_dummy); + + /* Set PLL circuit */ + SYSTEM.PLLCR.WORD = _0002_CGC_PLL_FREQ_DIV_4 | _0F00_CGC_PLL_FREQ_MUL_8; + SYSTEM.PLLCR2.BIT.PLLEN = 0U; + + /* Wait for PLL wait counter overflow */ + while (1U != SYSTEM.OSCOVFSR.BIT.PLOVF); + + /* Stop sub-clock */ + SYSTEM.SOSCCR.BIT.SOSTP = 1U; + + /* Wait for the register modification to complete */ + while (1U != SYSTEM.SOSCCR.BIT.SOSTP); + + /* Stop sub-clock */ + RTC.RCR3.BIT.RTCEN = 0U; + + /* Wait for the register modification to complete */ + while (0U != RTC.RCR3.BIT.RTCEN); + + /* Wait for 5 sub-clock cycles */ + for (w_count = 0U; w_count < _007B_CGC_SUBSTPWT_WAIT; w_count++) + { + nop(); + } + + /* Set sub-clock drive capacity */ + RTC.RCR3.BIT.RTCDV = 1U; + + /* Wait for the register modification to complete */ + while (1U != RTC.RCR3.BIT.RTCDV); + + /* Set sub-clock */ + SYSTEM.SOSCCR.BIT.SOSTP = 0U; + + /* Wait for the register modification to complete */ + while (0U != SYSTEM.SOSCCR.BIT.SOSTP); + + /* Wait for sub-clock to be stable */ + for (w_count = 0U; w_count < _00061A81_CGC_SUBOSCWT_WAIT; w_count++) + { + nop(); + } + + /* Set clock source */ + SYSTEM.SCKCR3.WORD = _0400_CGC_CLOCKSOURCE_PLL; + + while (SYSTEM.SCKCR3.WORD != _0400_CGC_CLOCKSOURCE_PLL); + + /* Set LOCO */ + SYSTEM.LOCOCR.BIT.LCSTP = 1U; +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.h new file mode 100644 index 000000000..6a32749c4 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.h @@ -0,0 +1,190 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_cgc.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for CGC module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef CGC_H +#define CGC_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ +/* + System Clock Control Register (SCKCR) +*/ +/* Peripheral Module Clock D (PCLKD) */ +#define _00000000_CGC_PCLKD_DIV_1 (0x00000000UL) /* x1 */ +#define _00000001_CGC_PCLKD_DIV_2 (0x00000001UL) /* x1/2 */ +#define _00000002_CGC_PCLKD_DIV_4 (0x00000002UL) /* x1/4 */ +#define _00000003_CGC_PCLKD_DIV_8 (0x00000003UL) /* x1/8 */ +#define _00000004_CGC_PCLKD_DIV_16 (0x00000004UL) /* x1/16 */ +#define _00000005_CGC_PCLKD_DIV_32 (0x00000005UL) /* x1/32 */ +#define _00000006_CGC_PCLKD_DIV_64 (0x00000006UL) /* x1/64 */ +/* Peripheral Module Clock B (PCLKB) */ +#define _00000000_CGC_PCLKB_DIV_1 (0x00000000UL) /* x1 */ +#define _00000100_CGC_PCLKB_DIV_2 (0x00000100UL) /* x1/2 */ +#define _00000200_CGC_PCLKB_DIV_4 (0x00000200UL) /* x1/4 */ +#define _00000300_CGC_PCLKB_DIV_8 (0x00000300UL) /* x1/8 */ +#define _00000400_CGC_PCLKB_DIV_16 (0x00000400UL) /* x1/16 */ +#define _00000500_CGC_PCLKB_DIV_32 (0x00000500UL) /* x1/32 */ +#define _00000600_CGC_PCLKB_DIV_64 (0x00000600UL) /* x1/64 */ +/* System Clock (ICLK) */ +#define _00000000_CGC_ICLK_DIV_1 (0x00000000UL) /* x1 */ +#define _01000000_CGC_ICLK_DIV_2 (0x01000000UL) /* x1/2 */ +#define _02000000_CGC_ICLK_DIV_4 (0x02000000UL) /* x1/4 */ +#define _03000000_CGC_ICLK_DIV_8 (0x03000000UL) /* x1/8 */ +#define _04000000_CGC_ICLK_DIV_16 (0x04000000UL) /* x1/16 */ +#define _05000000_CGC_ICLK_DIV_32 (0x05000000UL) /* x1/32 */ +#define _06000000_CGC_ICLK_DIV_64 (0x06000000UL) /* x1/64 */ +/* System Clock (FCLK) */ +#define _00000000_CGC_FCLK_DIV_1 (0x00000000UL) /* x1 */ +#define _10000000_CGC_FCLK_DIV_2 (0x10000000UL) /* x1/2 */ +#define _20000000_CGC_FCLK_DIV_4 (0x20000000UL) /* x1/4 */ +#define _30000000_CGC_FCLK_DIV_8 (0x30000000UL) /* x1/8 */ +#define _40000000_CGC_FCLK_DIV_16 (0x40000000UL) /* x1/16 */ +#define _50000000_CGC_FCLK_DIV_32 (0x50000000UL) /* x1/32 */ +#define _60000000_CGC_FCLK_DIV_64 (0x60000000UL) /* x1/64 */ + +/* + System Clock Control Register 3 (SCKCR3) +*/ +#define _0000_CGC_CLOCKSOURCE_LOCO (0x0000U) /* LOCO */ +#define _0100_CGC_CLOCKSOURCE_HOCO (0x0100U) /* HOCO */ +#define _0200_CGC_CLOCKSOURCE_MAINCLK (0x0200U) /* Main clock oscillator */ +#define _0300_CGC_CLOCKSOURCE_SUBCLK (0x0300U) /* Sub-clock oscillator */ +#define _0400_CGC_CLOCKSOURCE_PLL (0x0400U) /* PLL circuit */ + +/* + PLL Control Register (PLLCR) +*/ +/* PLL Input Frequency Division Ratio Select (PLIDIV[1:0]) */ +#define _0000_CGC_PLL_FREQ_DIV_1 (0x0000U) /* x1 */ +#define _0001_CGC_PLL_FREQ_DIV_2 (0x0001U) /* x1/2 */ +#define _0002_CGC_PLL_FREQ_DIV_4 (0x0002U) /* x1/4 */ +/* Frequency Multiplication Factor Select (STC[5:0]) */ +#define _0B00_CGC_PLL_FREQ_MUL_6 (0x0B00U) /* x6 */ +#define _0F00_CGC_PLL_FREQ_MUL_8 (0x0F00U) /* x8 */ + +/* + USB-dedicated PLL Control Register (UPLLCR) +*/ +/* USB-dedicated PLL Input Frequency Division Ratio Select (UPLIDIV[1:0]) */ +#define _0000_CGC_PLL_UPLIDIV_1 (0x0000U) /* x1 */ +#define _0001_CGC_PLL_UPLIDIV_2 (0x0001U) /* x1/2 */ +#define _0002_CGC_PLL_UPLIDIV_4 (0x0002U) /* x1/4 */ +/* UCLK Source USB-Dedicated PLL Select (UCKUPLLSEL) */ +#define _0000_CGC_UCLK_SYSCLK (0x0000U) /* System clock is selected as UCLK */ +#define _0010_CGC_UCLK_USBPLL (0x0010U) /* USB-dedicated PLL is selected as UCLK */ +/* Frequency Multiplication Factor Select (USTC[5:0]) */ +#define _0B00_CGC_PLL_USTC_6 (0x0B00U) /* x6 */ +#define _0F00_CGC_PLL_USTC_8 (0x0F00U) /* x8 */ + +/* + Oscillation Stop Detection Control Register (OSTDCR) +*/ +/* Oscillation Stop Detection Interrupt Enable (OSTDIE) */ +#define _00_CGC_OSC_STOP_INT_DISABLE (0x00U) /* The oscillation stop detection interrupt is disabled */ +#define _01_CGC_OSC_STOP_INT_ENABLE (0x01U) /* The oscillation stop detection interrupt is enabled */ +/* Oscillation Stop Detection Function Enable (OSTDE) */ +#define _00_CGC_OSC_STOP_DISABLE (0x00U) /* Oscillation stop detection function is disabled */ +#define _80_CGC_OSC_STOP_ENABLE (0x80U) /* Oscillation stop detection function is enabled */ + +/* + Main Clock Oscillator Wait Control Register (MOSCWTCR) +*/ +/* Main Clock Oscillator Wait Time (MSTS[4:0]) */ +#define _00_CGC_OSC_WAIT_CYCLE_2 (0x00U) /* Wait time = 2 cycles */ +#define _01_CGC_OSC_WAIT_CYCLE_1024 (0x01U) /* Wait time = 1024 cycles */ +#define _02_CGC_OSC_WAIT_CYCLE_2048 (0x02U) /* Wait time = 2048 cycles */ +#define _03_CGC_OSC_WAIT_CYCLE_4096 (0x03U) /* Wait time = 4096 cycles */ +#define _04_CGC_OSC_WAIT_CYCLE_8192 (0x04U) /* Wait time = 8192 cycles */ +#define _05_CGC_OSC_WAIT_CYCLE_16384 (0x05U) /* Wait time = 16384 cycles */ +#define _06_CGC_OSC_WAIT_CYCLE_32768 (0x06U) /* Wait time = 32768 cycles */ +#define _07_CGC_OSC_WAIT_CYCLE_65536 (0x07U) /* Wait time = 65536 cycles */ + +/* + HOCO Wait Control Register (HOCOWTCR) +*/ +/* HOCO Wait Time (HOCOWTCR) */ +#define _05_CGC_HOCO_WAIT_CYCLE_138 (0x05U) /* Wait time = 138 cycles (34.5us) */ +#define _06_CGC_HOCO_WAIT_CYCLE_266 (0x06U) /* Wait time = 266 cycles (66.5us) */ + +/* + Clock Output Control Register (CKOCR) +*/ +/* Clock Output Source Select (CKOSEL[2:0]) */ +#define _0000_CGC_CLKOUT_LOCO (0x0000U) /* LOCO */ +#define _0100_CGC_CLKOUT_HOCO (0x0100U) /* HOCO */ +#define _0200_CGC_CLKOUT_MAINCLK (0x0200U) /* Main clock oscillator */ +#define _0300_CGC_CLKOUT_SUBCLK (0x0300U) /* Sub-clock oscillator */ +/* Clock Output Division Ratio Select (CKODIV[2:0]) */ +#define _0000_CGC_CLKOUT_DIV_1 (0x0000U) /* x1 */ +#define _1000_CGC_CLKOUT_DIV_2 (0x1000U) /* x1/2 */ +#define _2000_CGC_CLKOUT_DIV_4 (0x2000U) /* x1/4 */ +#define _3000_CGC_CLKOUT_DIV_8 (0x3000U) /* x1/8 */ +#define _4000_CGC_CLKOUT_DIV_16 (0x4000U) /* x1/16 */ +/* Clock Output Control (CKOSTP) */ +#define _0000_CGC_CLKOUT_ENABLE (0x0000U) /* CLKOUT pin output is operating */ +#define _8000_CGC_CLKOUT_DISABLE (0x8000U) /* CLKOUT pin output is stopped (fixed at low level) */ + +/* + Main Clock Oscillator Forced Oscillation Control Register (MOFCR) +*/ +/* Main Oscillator Drive Capability Switch (MODRV21) */ +#define _00_CGC_MAINOSC_UNDER10M (0x00U) /* 1 MHz to 10 MHz */ +#define _20_CGC_MAINOSC_OVER10M (0x20U) /* 10 MHz to 20 MHz */ +/* Main Clock Oscillator Switch (MOSEL) */ +#define _00_CGC_MAINOSC_RESONATOR (0x00U) /* Resonator */ +#define _40_CGC_MAINOSC_EXTERNAL (0x40U) /* External oscillator input */ + +/* + LCD Source Clock Control Register (LCDSCLKCR) +*/ +/* LCD Source Clock Select (LCDSCLKSEL[2:0]) */ +#define _00_CGC_LCDSCLKSEL_LOCO (0x00U) /* LOCO */ +#define _01_CGC_LCDSCLKSEL_HOCO (0x01U) /* HOCO */ +#define _02_CGC_LCDSCLKSEL_MAINCLK (0x02U) /* Main clock oscillator */ +#define _03_CGC_LCDSCLKSEL_SUBCLK (0x03U) /* Sub-clock oscillator */ +#define _04_CGC_LCDSCLKSEL_IWDT (0x04U) /* IWDT-dedicated on-chip oscillator */ + + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ +#define _007B_CGC_SUBSTPWT_WAIT (0x007BU) /* Wait time for 5 sub clock cycles */ +#define _00061A81_CGC_SUBOSCWT_WAIT (0x00061A81U) /* Wait time for sub clock stable */ + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +void R_CGC_Create(void); + +/* Start user code for function. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc_user.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc_user.c new file mode 100644 index 000000000..da709aa9b --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc_user.c @@ -0,0 +1,52 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_cgc_user.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for CGC module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_cgc.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_dbsct.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_dbsct.c new file mode 100644 index 000000000..7693dc35b --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_dbsct.c @@ -0,0 +1,84 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_dbsct.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : Setting of B. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ + +#pragma unpack + +#pragma section C C$DSEC +extern const struct { + uint8_t *rom_s; /* Start address of the initialized data section in ROM */ + uint8_t *rom_e; /* End address of the initialized data section in ROM */ + uint8_t *ram_s; /* Start address of the initialized data section in RAM */ +} _DTBL[] = { + { __sectop("D"), __secend("D"), __sectop("R") }, + { __sectop("D_2"), __secend("D_2"), __sectop("R_2") }, + { __sectop("D_1"), __secend("D_1"), __sectop("R_1") } +}; +#pragma section C C$BSEC +extern const struct { + uint8_t *b_s; /* Start address of non-initialized data section */ + uint8_t *b_e; /* End address of non-initialized data section */ +} _BTBL[] = { + { __sectop("B"), __secend("B") }, + { __sectop("B_2"), __secend("B_2") }, + { __sectop("B_1"), __secend("B_1") } +}; + +#pragma section + +/* +** CTBL prevents excessive output of L1100 messages when linking. +** Even if CTBL is deleted, the operation of the program does not change. +*/ +uint8_t * const _CTBL[] = { + __sectop("C_1"), __sectop("C_2"), __sectop("C"), + __sectop("W_1"), __sectop("W_2"), __sectop("W"), + __sectop("L"), __sectop("SU"), + __sectop("C$DSEC"), __sectop("C$BSEC"), + __sectop("C$INIT"), __sectop("C$VTBL"), __sectop("C$VECT") +}; + +#pragma packoption + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_hardware_setup.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_hardware_setup.c new file mode 100644 index 000000000..90e9f5265 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_hardware_setup.c @@ -0,0 +1,101 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_hardware_setup.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements system initializing function. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_cgc.h" +#include "r_cg_port.h" +#include "r_cg_sci.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: R_Systeminit +* Description : This function initializes every macro. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_Systeminit(void) +{ + /* Enable writing to registers related to operating modes, LPC, CGC and software reset */ + SYSTEM.PRCR.WORD = 0xA50FU; + + /* Enable writing to MPC pin function control registers */ + MPC.PWPR.BIT.B0WI = 0U; + MPC.PWPR.BIT.PFSWE = 1U; + + /* Initialize non-existent pins */ + PORT0.PDR.BYTE = 0x6BU; + PORT3.PDR.BYTE = 0xD8U; + PORT4.PDR.BYTE = 0xA0U; + PORT5.PDR.BYTE = 0x80U; + PORT9.PDR.BYTE = 0xF8U; + PORTD.PDR.BYTE = 0xE0U; + PORTF.PDR.BYTE = 0x3FU; + PORTJ.PDR.BYTE = 0x32U; + + /* Set peripheral settings */ + R_CGC_Create(); + R_PORT_Create(); + R_SCI1_Create(); + + /* Disable writing to MPC pin function control registers */ + MPC.PWPR.BIT.PFSWE = 0U; + MPC.PWPR.BIT.B0WI = 1U; + + /* Enable protection */ + SYSTEM.PRCR.WORD = 0xA500U; +} +/*********************************************************************************************************************** +* Function Name: HardwareSetup +* Description : This function initializes hardware setting. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void HardwareSetup(void) +{ + R_Systeminit(); +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_intprg.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_intprg.c new file mode 100644 index 000000000..0c6e5a7f3 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_intprg.c @@ -0,0 +1,78 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_intprg.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : Setting of B. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include +#include "r_cg_vect.h" +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ + +#pragma section IntPRG + +/* Undefined exceptions for supervisor instruction, undefined instruction and floating point exceptions */ +void r_undefined_exception(void) +{ + /* Start user code. Do not edit comment generated here */ + /* End user code. Do not edit comment generated here */ +} + +/* Reserved */ +void r_reserved_exception(void) +{ + /* Start user code. Do not edit comment generated here */ + /* End user code. Do not edit comment generated here */ +} + +/* NMI */ +void r_nmi_exception(void) +{ + /* Start user code. Do not edit comment generated here */ + /* End user code. Do not edit comment generated here */ +} + +/* BRK */ +void r_brk_exception(void) +{ + /* Start user code. Do not edit comment generated here */ + /* End user code. Do not edit comment generated here */ +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_macrodriver.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_macrodriver.h new file mode 100644 index 000000000..267da9802 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_macrodriver.h @@ -0,0 +1,109 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_macrodriver.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements general head file. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef MODULEID_H +#define MODULEID_H +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "../iodefine.h" +#include + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ +#ifndef __TYPEDEF__ + +/* Status list definition */ +#define MD_STATUSBASE (0x00U) +#define MD_OK (MD_STATUSBASE + 0x00U) /* register setting OK */ +#define MD_SPT (MD_STATUSBASE + 0x01U) /* IIC stop */ +#define MD_NACK (MD_STATUSBASE + 0x02U) /* IIC no ACK */ +#define MD_BUSY1 (MD_STATUSBASE + 0x03U) /* busy 1 */ +#define MD_BUSY2 (MD_STATUSBASE + 0x04U) /* busy 2 */ + +/* Error list definition */ +#define MD_ERRORBASE (0x80U) +#define MD_ERROR (MD_ERRORBASE + 0x00U) /* error */ +#define MD_ARGERROR (MD_ERRORBASE + 0x01U) /* error argument input error */ +#define MD_ERROR1 (MD_ERRORBASE + 0x02U) /* error 1 */ +#define MD_ERROR2 (MD_ERRORBASE + 0x03U) /* error 2 */ +#define MD_ERROR3 (MD_ERRORBASE + 0x04U) /* error 3 */ +#define MD_ERROR4 (MD_ERRORBASE + 0x05U) /* error 4 */ +#define MD_ERROR5 (MD_ERRORBASE + 0x06U) /* error 5 */ + +/* BRK handler command options */ +typedef enum { + BRK_NO_COMMAND, + BRK_ALL_MODULE_CLOCK_STOP, + BRK_SLEEP, + BRK_DEEP_SLEEP, + BRK_STANDBY, + BRK_LOAD_FINTV_REGISTER +} brk_commands; +#endif + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ +#ifndef __TYPEDEF__ + #ifndef _STD_USING_INT_TYPES + #define _SYS_INT_TYPES_H + #ifndef _STD_USING_BIT_TYPES + #define __int8_t_defined + typedef signed char int8_t; + typedef signed short int16_t; + #endif + + typedef unsigned char uint8_t; + typedef unsigned short uint16_t; + typedef signed long int32_t; + typedef unsigned long uint32_t; + + typedef signed char int_least8_t; + typedef signed short int_least16_t; + typedef signed long int_least32_t; + typedef unsigned char uint_least8_t; + typedef unsigned short uint_least16_t; + typedef unsigned long uint_least32_t; + #endif + + typedef unsigned short MD_STATUS; + #define __TYPEDEF__ +#endif + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +void HardwareSetup(void); +void R_Systeminit(void); + +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.c new file mode 100644 index 000000000..4a893345a --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.c @@ -0,0 +1,65 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_port.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for Port module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_port.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: R_PORT_Create +* Description : This function initializes the Port I/O. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_PORT_Create(void) +{ + PORT2.PDR.BYTE = _04_Pm2_MODE_OUTPUT | _08_Pm3_MODE_OUTPUT | _10_Pm4_MODE_OUTPUT | _20_Pm5_MODE_OUTPUT | + _00_Pm7_MODE_INPUT; + PORT3.PDR.BYTE = _00_Pm2_MODE_INPUT | _D8_PDR3_DEFAULT; + PORTJ.PDR.BYTE = _00_Pm0_MODE_INPUT | _32_PDRJ_DEFAULT; +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.h new file mode 100644 index 000000000..f331d6cf8 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.h @@ -0,0 +1,174 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_port.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for Port module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef PORT_H +#define PORT_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ +/* + Port Direction Register (PDR) +*/ +/* Pmn Direction Control (B7 - B0) */ +#define _00_Pm0_MODE_NOT_USED (0x00U) /* Pm0 not used */ +#define _00_Pm0_MODE_INPUT (0x00U) /* Pm0 as input */ +#define _01_Pm0_MODE_OUTPUT (0x01U) /* Pm0 as output */ +#define _00_Pm1_MODE_NOT_USED (0x00U) /* Pm1 not used */ +#define _00_Pm1_MODE_INPUT (0x00U) /* Pm1 as input */ +#define _02_Pm1_MODE_OUTPUT (0x02U) /* Pm1 as output */ +#define _00_Pm2_MODE_NOT_USED (0x00U) /* Pm2 not used */ +#define _00_Pm2_MODE_INPUT (0x00U) /* Pm2 as input */ +#define _04_Pm2_MODE_OUTPUT (0x04U) /* Pm2 as output */ +#define _00_Pm3_MODE_NOT_USED (0x00U) /* Pm3 not used */ +#define _00_Pm3_MODE_INPUT (0x00U) /* Pm3 as input */ +#define _08_Pm3_MODE_OUTPUT (0x08U) /* Pm3 as output */ +#define _00_Pm4_MODE_NOT_USED (0x00U) /* Pm4 not used */ +#define _00_Pm4_MODE_INPUT (0x00U) /* Pm4 as input */ +#define _10_Pm4_MODE_OUTPUT (0x10U) /* Pm4 as output */ +#define _00_Pm5_MODE_NOT_USED (0x00U) /* Pm5 not used */ +#define _00_Pm5_MODE_INPUT (0x00U) /* Pm5 as input */ +#define _20_Pm5_MODE_OUTPUT (0x20U) /* Pm5 as output */ +#define _00_Pm6_MODE_NOT_USED (0x00U) /* Pm6 not used */ +#define _00_Pm6_MODE_INPUT (0x00U) /* Pm6 as input */ +#define _40_Pm6_MODE_OUTPUT (0x40U) /* Pm6 as output */ +#define _00_Pm7_MODE_NOT_USED (0x00U) /* Pm7 not used */ +#define _00_Pm7_MODE_INPUT (0x00U) /* Pm7 as input */ +#define _80_Pm7_MODE_OUTPUT (0x80U) /* Pm7 as output */ + +/* + Port Output Data Register (PODR) +*/ +/* Pmn Output Data Store (B7 - B0) */ +#define _00_Pm0_OUTPUT_0 (0x00U) /* output low at B0 */ +#define _01_Pm0_OUTPUT_1 (0x01U) /* output high at B0 */ +#define _00_Pm1_OUTPUT_0 (0x00U) /* output low at B1 */ +#define _02_Pm1_OUTPUT_1 (0x02U) /* output high at B1 */ +#define _00_Pm2_OUTPUT_0 (0x00U) /* output low at B2 */ +#define _04_Pm2_OUTPUT_1 (0x04U) /* output high at B2 */ +#define _00_Pm3_OUTPUT_0 (0x00U) /* output low at B3 */ +#define _08_Pm3_OUTPUT_1 (0x08U) /* output high at B3 */ +#define _00_Pm4_OUTPUT_0 (0x00U) /* output low at B4 */ +#define _10_Pm4_OUTPUT_1 (0x10U) /* output high at B4 */ +#define _00_Pm5_OUTPUT_0 (0x00U) /* output low at B5 */ +#define _20_Pm5_OUTPUT_1 (0x20U) /* output high at B5 */ +#define _00_Pm6_OUTPUT_0 (0x00U) /* output low at B6 */ +#define _40_Pm6_OUTPUT_1 (0x40U) /* output high at B6 */ +#define _00_Pm7_OUTPUT_0 (0x00U) /* output low at B7 */ +#define _80_Pm7_OUTPUT_1 (0x80U) /* output high at B7 */ + +/* + Open Drain Control Register 0 (ODR0) +*/ +/* Pmn Output Type Select (Pm0 to Pm3) */ +#define _00_Pm0_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _01_Pm0_NCH_OPEN_DRAIN (0x01U) /* N-channel open-drain output */ +#define _02_Pm0_PCH_OPEN_DRAIN (0x02U) /* P-channel open-drain output */ +#define _00_Pm1_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _04_Pm1_NCH_OPEN_DRAIN (0x04U) /* N-channel open-drain output */ +#define _08_Pm1_PCH_OPEN_DRAIN (0x08U) /* P-channel open-drain output */ +#define _00_Pm2_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _10_Pm2_NCH_OPEN_DRAIN (0x10U) /* N-channel open-drain output */ +#define _20_Pm2_PCH_OPEN_DRAIN (0x20U) /* P-channel open-drain output */ +#define _00_Pm3_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _40_Pm3_NCH_OPEN_DRAIN (0x40U) /* N-channel open-drain output */ +#define _80_Pm3_PCH_OPEN_DRAIN (0x80U) /* P-channel open-drain output */ + +/* + Open Drain Control Register 1 (ODR1) +*/ +/* Pmn Output Type Select (Pm4 to Pm7) */ +#define _00_Pm4_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _01_Pm4_NCH_OPEN_DRAIN (0x01U) /* N-channel open-drain output */ +#define _02_Pm4_PCH_OPEN_DRAIN (0x02U) /* P-channel open-drain output */ +#define _00_Pm5_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _04_Pm5_NCH_OPEN_DRAIN (0x04U) /* N-channel open-drain output */ +#define _08_Pm5_PCH_OPEN_DRAIN (0x08U) /* P-channel open-drain output */ +#define _00_Pm6_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _10_Pm6_NCH_OPEN_DRAIN (0x10U) /* N-channel open-drain output */ +#define _20_Pm6_PCH_OPEN_DRAIN (0x20U) /* P-channel open-drain output */ +#define _00_Pm7_CMOS_OUTPUT (0x00U) /* CMOS output */ +#define _40_Pm7_NCH_OPEN_DRAIN (0x40U) /* N-channel open-drain output */ +#define _80_Pm7_PCH_OPEN_DRAIN (0x80U) /* P-channel open-drain output */ + +/* + Pull-Up Control Register (PCR) +*/ +/* Pm0 Input Pull-Up Resistor Control ((B7 - B0)) */ +#define _00_Pm0_PULLUP_OFF (0x00U) /* Pn0 pull-up resistor not connected */ +#define _01_Pm0_PULLUP_ON (0x01U) /* Pn0 pull-up resistor connected */ +#define _00_Pm1_PULLUP_OFF (0x00U) /* Pn1 pull-up resistor not connected */ +#define _02_Pm1_PULLUP_ON (0x02U) /* Pn1 pull-up resistor connected */ +#define _00_Pm2_PULLUP_OFF (0x00U) /* Pn2 Pull-up resistor not connected */ +#define _04_Pm2_PULLUP_ON (0x04U) /* Pn2 pull-up resistor connected */ +#define _00_Pm3_PULLUP_OFF (0x00U) /* Pn3 pull-up resistor not connected */ +#define _08_Pm3_PULLUP_ON (0x08U) /* Pn3 pull-up resistor connected */ +#define _00_Pm4_PULLUP_OFF (0x00U) /* Pn4 pull-up resistor not connected */ +#define _10_Pm4_PULLUP_ON (0x10U) /* Pn4 pull-up resistor connected */ +#define _00_Pm5_PULLUP_OFF (0x00U) /* Pn5 pull-up resistor not connected */ +#define _20_Pm5_PULLUP_ON (0x20U) /* Pn5 pull-up resistor connected */ +#define _00_Pm6_PULLUP_OFF (0x00U) /* Pn6 pull-up resistor not connected */ +#define _40_Pm6_PULLUP_ON (0x40U) /* Pn6 pull-up resistor connected */ +#define _00_Pm7_PULLUP_OFF (0x00U) /* Pn7 pull-up resistor not connected */ +#define _80_Pm7_PULLUP_ON (0x80U) /* Pn7 pull-up resistor connected */ + +/* + Port Switching Register A (PSRA) +*/ +/* PB6/PC0 Switching (PSEL6) */ +#define _00_PORT_PSEL6_PB6 (0x00U) /* PB6 general I/O port function is selected */ +#define _40_PORT_PSEL6_PC0 (0x40U) /* PC0 general I/O port function is selected */ +/* PB7/PC1 Switching (PSEL7) */ +#define _00_PORT_PSEL7_PB7 (0x00U) /* PB7 general I/O port function is selected */ +#define _80_PORT_PSEL7_PC1 (0x80U) /* PC1 general I/O port function is selected */ + + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ +#define _6B_PDR0_DEFAULT (0x6BU) /* PDR0 default value */ +#define _D8_PDR3_DEFAULT (0xD8U) /* PDR3 default value */ +#define _A0_PDR4_DEFAULT (0xA0U) /* PDR4 default value */ +#define _80_PDR5_DEFAULT (0x80U) /* PDR5 default value */ +#define _F8_PDR9_DEFAULT (0xF8U) /* PDR9 default value */ +#define _E0_PDRD_DEFAULT (0xE0U) /* PDRD default value */ +#define _3F_PDRF_DEFAULT (0x3FU) /* PDRF default value */ +#define _32_PDRJ_DEFAULT (0x32U) /* PDRJ default value */ + + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +void R_PORT_Create(void); + +/* Start user code for function. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port_user.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port_user.c new file mode 100644 index 000000000..0239dde20 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port_user.c @@ -0,0 +1,52 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_port_user.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for Port module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_port.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_resetprg.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_resetprg.c new file mode 100644 index 000000000..34c143eec --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_resetprg.c @@ -0,0 +1,78 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_resetprg.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : Reset program. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include +#include <_h_c_lib.h> +//#include // Remove the comment when you use errno +//#include // Remove the comment when you use rand() +#include "r_cg_stacksct.h" +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ + +#ifdef __cplusplus +extern "C" { +#endif +void PowerON_Reset(void); +void main(void); +#ifdef __cplusplus +} +#endif + +#define PSW_init 0x00010000 /* PSW bit pattern */ +#define FPSW_init 0x00000000 /* FPSW bit base pattern */ + +#pragma section ResetPRG /* output PowerON_Reset to PResetPRG section */ + +#pragma entry PowerON_Reset + +void PowerON_Reset(void) +{ + set_intb(__sectop("C$VECT")); + + _INITSCT(); /* Initialize Sections */ + HardwareSetup(); /* Use Hardware Setup */ + nop(); + set_psw(PSW_init); /* Set Ubit & Ibit for PSW */ + main(); + brk(); +} +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.c new file mode 100644 index 000000000..823d383ec --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.c @@ -0,0 +1,86 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sbrk.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : Program of sbrk. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include +#include +#include "r_cg_sbrk.h" +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ + +int8_t *sbrk(size_t size); + +extern int8_t *_s1ptr; + +union HEAP_TYPE +{ + int16_t dummy ; /* Dummy for 4-byte boundary */ + int8_t heap[HEAPSIZE]; /* Declaration of the area managed by sbrk */ +}; + +static union HEAP_TYPE heap_area ; + +/* End address allocated by sbrk */ +static int8_t *brk = (int8_t *) &heap_area; + +/**************************************************************************/ +/* sbrk:Memory area allocation */ +/* Return value:Start address of allocated area (Pass) */ +/* -1 (Failure) */ +/**************************************************************************/ +int8_t *sbrk(size_t size) /* Assigned area size */ +{ + int8_t *p; + + if (brk+size > heap_area.heap + HEAPSIZE) /* Empty area size */ + { + p = (int8_t *)-1; + } + else + { + p = brk; /* Area assignment */ + brk += size; /* End address update */ + } + + return p; +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.h new file mode 100644 index 000000000..9840cd1ba --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.h @@ -0,0 +1,48 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sbrk.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : Header file of sbrk file. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef _SBRK_H +#define _SBRK_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ +#define HEAPSIZE (0x400U) /* Size of area managed by sbrk */ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ + +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.c new file mode 100644 index 000000000..761f53ca5 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.c @@ -0,0 +1,204 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sci.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for SCI module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_sci.h" +/* Start user code for include. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +uint8_t * gp_sci1_tx_address; /* SCI1 transmit buffer address */ +uint16_t g_sci1_tx_count; /* SCI1 transmit data number */ +uint8_t * gp_sci1_rx_address; /* SCI1 receive buffer address */ +uint16_t g_sci1_rx_count; /* SCI1 receive data number */ +uint16_t g_sci1_rx_length; /* SCI1 receive data length */ +/* Start user code for global. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: R_SCI1_Create +* Description : This function initializes the SCI1. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_SCI1_Create(void) +{ + /* Cancel SCI1 module stop state */ + MSTP(SCI1) = 0U; + + /* Set interrupt priority */ + IPR(SCI1, ERI1) = _0F_SCI_PRIORITY_LEVEL15; + + /* Clear the SCR.TIE, RIE, TE, RE and TEIE bits */ + SCI1.SCR.BIT.TIE = 0U; + SCI1.SCR.BIT.RIE = 0U; + SCI1.SCR.BIT.TE = 0U; + SCI1.SCR.BIT.RE = 0U; + SCI1.SCR.BIT.TEIE = 0U; + + /* Set RXD1 pin */ + MPC.P15PFS.BYTE = 0x0AU; + PORT1.PMR.BYTE |= 0x20U; + /* Set TXD1 pin */ + MPC.P16PFS.BYTE = 0x0AU; + PORT1.PODR.BYTE |= 0x40U; + PORT1.PDR.BYTE |= 0x40U; + PORT1.PMR.BYTE |= 0x40U; + + /* Set clock enable */ + SCI1.SCR.BYTE = _00_SCI_INTERNAL_SCK_UNUSED; + + /* Clear the SIMR1.IICM, SPMR.CKPH, and CKPOL bit */ + SCI1.SIMR1.BIT.IICM = 0U; + SCI1.SPMR.BYTE = _00_SCI_RTS | _00_SCI_CLOCK_NOT_INVERTED | _00_SCI_CLOCK_NOT_DELAYED; + + /* Set control registers */ + SCI1.SMR.BYTE = _01_SCI_CLOCK_PCLK_4 | _00_SCI_STOP_1 | _00_SCI_PARITY_EVEN | _00_SCI_PARITY_DISABLE | + _00_SCI_DATA_LENGTH_8 | _00_SCI_MULTI_PROCESSOR_DISABLE | _00_SCI_ASYNCHRONOUS_MODE; + SCI1.SCMR.BYTE = _00_SCI_SERIAL_MODE | _00_SCI_DATA_INVERT_NONE | _00_SCI_DATA_LSB_FIRST | _72_SCI_SCMR_DEFAULT; + + /* Set SEMR, SNFR */ + SCI1.SEMR.BYTE = _00_SCI_LOW_LEVEL_START_BIT | _00_SCI_NOISE_FILTER_DISABLE | _10_SCI_8_BASE_CLOCK; + + /* Set bitrate */ + SCI1.BRR = 0x19U; +} +/*********************************************************************************************************************** +* Function Name: R_SCI1_Start +* Description : This function starts the SCI1. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_SCI1_Start(void) +{ + IR(SCI1,TXI1) = 0U; + IR(SCI1,TEI1) = 0U; + IR(SCI1,RXI1) = 0U; + IR(SCI1,ERI1) = 0U; + IEN(SCI1,TXI1) = 1U; + IEN(SCI1,TEI1) = 1U; + IEN(SCI1,RXI1) = 1U; + IEN(SCI1,ERI1) = 1U; +} +/*********************************************************************************************************************** +* Function Name: R_SCI1_Stop +* Description : This function stops the SCI1. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +void R_SCI1_Stop(void) +{ + /* Set TXD1 pin */ + PORT1.PMR.BYTE &= 0xBFU; + + SCI1.SCR.BYTE &= 0xCF; /* Disable serial transmit and receive */ + SCI1.SCR.BIT.TIE = 0U; /* Disable TXI interrupt */ + SCI1.SCR.BIT.RIE = 0U; /* Disable RXI and ERI interrupt */ + IR(SCI1,TXI1) = 0U; + IEN(SCI1,TXI1) = 0U; + IR(SCI1,TEI1) = 0U; + IEN(SCI1,TEI1) = 0U; + IR(SCI1,RXI1) = 0U; + IEN(SCI1,RXI1) = 0U; + IR(SCI1,ERI1) = 0U; + IEN(SCI1,ERI1) = 0U; +} +/*********************************************************************************************************************** +* Function Name: R_SCI1_Serial_Receive +* Description : This function receives SCI1 data. +* Arguments : rx_buf - +* receive buffer pointer (Not used when receive data handled by DTC) +* rx_num - +* buffer size +* Return Value : status - +* MD_OK or MD_ARGERROR +***********************************************************************************************************************/ +MD_STATUS R_SCI1_Serial_Receive(uint8_t * const rx_buf, uint16_t rx_num) +{ + MD_STATUS status = MD_OK; + + if (rx_num < 1U) + { + status = MD_ARGERROR; + } + else + { + g_sci1_rx_count = 0U; + g_sci1_rx_length = rx_num; + gp_sci1_rx_address = rx_buf; + SCI1.SCR.BIT.RIE = 1U; + SCI1.SCR.BIT.RE = 1U; + } + + return (status); +} +/*********************************************************************************************************************** +* Function Name: R_SCI1_Serial_Send +* Description : This function transmits SCI1 data. +* Arguments : tx_buf - +* transfer buffer pointer (Not used when transmit data handled by DTC) +* tx_num - +* buffer size +* Return Value : status - +* MD_OK or MD_ARGERROR +***********************************************************************************************************************/ +MD_STATUS R_SCI1_Serial_Send(uint8_t * const tx_buf, uint16_t tx_num) +{ + MD_STATUS status = MD_OK; + + if (tx_num < 1U) + { + status = MD_ARGERROR; + } + else + { + gp_sci1_tx_address = tx_buf; + g_sci1_tx_count = tx_num; + /* Set TXD1 pin */ + PORT1.PMR.BYTE |= 0x40U; + SCI1.SCR.BIT.TIE = 1U; + SCI1.SCR.BIT.TE = 1U; + } + + return (status); +} + +/* Start user code for adding. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.h new file mode 100644 index 000000000..e71ca6b83 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.h @@ -0,0 +1,307 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sci.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for SCI module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef SCI_H +#define SCI_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ + +/* + Serial mode register (SMR) +*/ +/* Clock select (CKS) */ +#define _00_SCI_CLOCK_PCLK (0x00U) /* PCLK */ +#define _01_SCI_CLOCK_PCLK_4 (0x01U) /* PCLK/4 */ +#define _02_SCI_CLOCK_PCLK_16 (0x02U) /* PCLK/16 */ +#define _03_SCI_CLOCK_PCLK_64 (0x03U) /* PCLK/64 */ +/* Multi-processor Mode (MP) */ +#define _00_SCI_MULTI_PROCESSOR_DISABLE (0x00U) /* Disable multiprocessor mode */ +#define _04_SCI_MULTI_PROCESSOR_ENABLE (0x04U) /* Enable multiprocessor mode */ +/* Stop bit length (STOP) */ +#define _00_SCI_STOP_1 (0x00U) /* 1 stop bit length */ +#define _08_SCI_STOP_2 (0x08U) /* 2 stop bits length */ +/* Parity mode (PM) */ +#define _00_SCI_PARITY_EVEN (0x00U) /* Parity even */ +#define _10_SCI_PARITY_ODD (0x10U) /* Parity odd */ +/* Parity enable (PE) */ +#define _00_SCI_PARITY_DISABLE (0x00U) /* Parity disable */ +#define _20_SCI_PARITY_ENABLE (0x20U) /* Parity enable */ +/* Character length (CHR) */ +#define _00_SCI_DATA_LENGTH_8 (0x00U) /* Data length 8 bits */ +#define _40_SCI_DATA_LENGTH_7 (0x40U) /* Data length 7 bits */ +/* Communications mode (CM) */ +#define _00_SCI_ASYNCHRONOUS_MODE (0x00U) /* Asynchronous mode */ +#define _80_SCI_CLOCK_SYNCHRONOUS_MODE (0x80U) /* Clock synchronous mode */ +/* Base clock pulse (BCP) */ +#define _00_SCI_32_93_CLOCK_CYCLES (0x00U) /* 32 or 93 clock cycles */ +#define _04_SCI_64_128_CLOCK_CYCLES (0x04U) /* 64 or 128 clock cycles */ +#define _08_SCI_186_372_CLOCK_CYCLES (0x08U) /* 186 or 372 clock cycles */ +#define _0C_SCI_256_512_CLOCK_CYCLES (0x0CU) /* 256 or 512 clock cycles */ +/* Block transfer mode (BLK) */ +#define _00_SCI_BLK_TRANSFER_DISABLE (0x00U) /* Block transfer disable */ +#define _40_SCI_BLK_TRANSFER_ENABLE (0x40U) /* Block transfer enable */ +/* GSM mode (GSM) */ +#define _00_SCI_GSM_DISABLE (0x00U) /* Normal mode operation */ +#define _80_SCI_GSM_ENABLE (0x80U) /* GSM mode operation */ + +/* + Serial control register (SCR) +*/ +/* Clock enable (CKE) */ +#define _00_SCI_INTERNAL_SCK_UNUSED (0x00U) /* Internal clock selected, SCK pin unused */ +#define _01_SCI_INTERNAL_SCK_OUTPUT (0x01U) /* Internal clock selected, SCK pin as clock output */ +#define _02_SCI_EXTERNAL (0x02U) /* External clock selected */ +#define _03_SCI_EXTERNAL (0x03U) /* External clock selected */ +/* Transmit end interrupt enable (TEIE) */ +#define _00_SCI_TEI_INTERRUPT_DISABLE (0x00U) /* TEI interrupt request disable */ +#define _04_SCI_TEI_INTERRUPT_ENABLE (0x04U) /* TEI interrupt request enable */ +/* Multi-processor interrupt enable (MPIE) */ +#define _00_SCI_MP_INTERRUPT_NORMAL (0x00U) /* Normal reception */ +#define _08_SCI_MP_INTERRUPT_SPECIAL (0x08U) /* Multi-processor ID reception */ +/* Receive enable (RE) */ +#define _00_SCI_RECEIVE_DISABLE (0x00U) /* Disable receive mode */ +#define _10_SCI_RECEIVE_ENABLE (0x10U) /* Enable receive mode */ +/* Transmit enable (TE) */ +#define _00_SCI_TRANSMIT_DISABLE (0x00U) /* Disable transmit mode */ +#define _20_SCI_TRANSMIT_ENABLE (0x20U) /* Enable transmit mode */ +/* Receive interrupt enable (RIE) */ +#define _00_SCI_RXI_ERI_DISABLE (0x00U) /* Disable RXI and ERI interrupt requests */ +#define _40_SCI_RXI_ERI_ENABLE (0x40U) /* Enable RXI and ERI interrupt requests */ +/* Transmit interrupt enable (TIE) */ +#define _00_SCI_TXI_DISABLE (0x00U) /* Disable TXI interrupt requests */ +#define _80_SCI_TXI_ENABLE (0x80U) /* Enable TXI interrupt requests */ + +/* + Serial status register (SSR) +*/ +/* Multi-Processor bit transfer (MPBT) */ +#define _00_SCI_SET_DATA_TRANSFER (0x00U) /* Set data transmission cycles */ +#define _01_SCI_SET_ID_TRANSFER (0x01U) /* Set ID transmission cycles */ +/* Multi-Processor (MPB) */ +#define _00_SCI_DATA_TRANSFER (0x00U) /* In data transmission cycles */ +#define _02_SCI_ID_TRANSFER (0x02U) /* In ID transmission cycles */ +/* Transmit end flag (TEND) */ +#define _00_SCI_TRANSMITTING (0x00U) /* A character is being transmitted */ +#define _04_SCI_TRANSMIT_COMPLETE (0x04U) /* Character transfer has been completed */ +/* Parity error flag (PER) */ +#define _08_SCI_PARITY_ERROR (0x08U) /* A parity error has occurred */ +/* Framing error flag (FER) */ +#define _10_SCI_FRAME_ERROR (0x10U) /* A framing error has occurred */ +/* Overrun error flag (ORER) */ +#define _20_SCI_OVERRUN_ERROR (0x20U) /* An overrun error has occurred */ + +/* + Smart card mode register (SCMR) +*/ +/* Smart card interface mode select (SMIF) */ +#define _00_SCI_SERIAL_MODE (0x00U) /* Serial communications interface mode */ +#define _01_SCI_SMART_CARD_MODE (0x01U) /* Smart card interface mode */ +/* Transmitted / received data invert (SINV) */ +#define _00_SCI_DATA_INVERT_NONE (0x00U) /* Data is not inverted */ +#define _04_SCI_DATA_INVERTED (0x04U) /* Data is inverted */ +/* Transmitted / received data transfer direction (SDIR) */ +#define _00_SCI_DATA_LSB_FIRST (0x00U) /* Transfer data LSB first */ +#define _08_SCI_DATA_MSB_FIRST (0x08U) /* Transfer data MSB first */ +/* Base clock pulse 2 (BCP2) */ +#define _00_SCI_93_128_186_512_CLK (0x00U) /* 93, 128, 186, or 512 clock cycles */ +#define _80_SCI_32_64_256_372_CLK (0x80U) /* 32, 64, 256, or 372 clock cycles */ +#define _72_SCI_SCMR_DEFAULT (0x72U) /* Write default value of SCMR */ + +/* + Serial extended mode register (SEMR) +*/ +/* Asynchronous Mode Clock Source Select (ACS0) */ +#define _00_SCI_ASYNC_SOURCE_EXTERNAL (0x00U) /* External clock input */ +#define _01_SCI_ASYNC_SOURCE_TMR (0x01U) /* Logical AND of two clock cycles output from TMR */ +/* Asynchronous mode base clock select (ABCS) */ +#define _00_SCI_16_BASE_CLOCK (0x00U) /* Selects 16 base clock cycles for 1 bit period */ +#define _10_SCI_8_BASE_CLOCK (0x10U) /* Selects 8 base clock cycles for 1 bit period */ +/* Digital noise filter function enable (NFEN) */ +#define _00_SCI_NOISE_FILTER_DISABLE (0x00U) /* Noise filter is disabled */ +#define _20_SCI_NOISE_FILTER_ENABLE (0x20U) /* Noise filter is enabled */ +/* Asynchronous start bit edge detections select (RXDESEL) */ +#define _00_SCI_LOW_LEVEL_START_BIT (0x00U) /* Low level on RXDn pin selected as start bit */ +#define _80_SCI_FALLING_EDGE_START_BIT (0x80U) /* Falling edge on RXDn pin selected as start bit */ + +/* + Noise filter setting register (SNFR) +*/ +/* Noise filter clock select (NFCS) */ +#define _00_SCI_ASYNC_DIV_1 (0x00U) /* Clock signal divided by 1 is used with the noise filter */ +#define _01_SCI_IIC_DIV_1 (0x01U) /* Clock signal divided by 1 is used with the noise filter */ +#define _02_SCI_IIC_DIV_2 (0x02U) /* Clock signal divided by 2 is used with the noise filter */ +#define _03_SCI_IIC_DIV_4 (0x03U) /* Clock signal divided by 4 is used with the noise filter */ +#define _04_SCI_IIC_DIV_8 (0x04U) /* Clock signal divided by 8 is used with the noise filter */ + +/* + I2C mode register 1 (SIMR1) +*/ +/* Simple IIC mode select (IICM) */ +#define _00_SCI_SERIAL_SMART_CARD_MODE (0x00U) /* Serial or smart card mode */ +#define _01_SCI_IIC_MODE (0x01U) /* Simple IIC mode */ + +/* + I2C mode register 2 (SIMR2) +*/ +/* IIC interrupt mode select (IICINTM) */ +#define _00_SCI_ACK_NACK_INTERRUPTS (0x00U) /* Use ACK/NACK interrupts */ +#define _01_SCI_RX_TX_INTERRUPTS (0x01U) /* Use reception/transmission interrupts */ +/* Clock synchronization (IICCSC) */ +#define _00_SCI_NO_SYNCHRONIZATION (0x00U) /* No synchronization with the clock signal */ +#define _02_SCI_SYNCHRONIZATION (0x02U) /* Synchronization with the clock signal */ +/* ACK transmission data (IICACKT) */ +#define _00_SCI_ACK_TRANSMISSION (0x00U) /* ACK transmission */ +#define _20_SCI_NACK_TRANSMISSION (0x20U) /* NACK transmission and reception of ACK/NACK */ + +/* + I2C mode register 3 (SIMR3) +*/ +/* Start condition generation (IICSTAREQ) */ +#define _00_SCI_START_CONDITION_OFF (0x00U) /* Start condition is not generated */ +#define _01_SCI_START_CONDITION_ON (0x01U) /* Start condition is generated */ +/* Restart condition generation (IICRSTAREQ) */ +#define _00_SCI_RESTART_CONDITION_OFF (0x00U) /* Restart condition is not generated */ +#define _02_SCI_RESTART_CONDITION_ON (0x02U) /* Restart condition is generated */ +/* Stop condition generation (IICSTPREQ) */ +#define _00_SCI_STOP_CONDITION_OFF (0x00U) /* Stop condition is not generated */ +#define _04_SCI_STOP_CONDITION_ON (0x04U) /* Stop condition is generated */ +/* Issuing of start, restart, or sstop condition completed flag (IICSTIF) */ +#define _00_SCI_CONDITION_GENERATED (0x00U) /* No requests to generate conditions/conditions generated */ +#define _08_SCI_GENERATION_COMPLETED (0x08U) /* All request generation has been completed */ +/* SSDA output select (IICSDAS) */ +#define _00_SCI_SSDA_DATA_OUTPUT (0x00U) /* SSDA output is serial data output */ +#define _10_SCI_SSDA_START_RESTART_STOP_CONDITION (0x10U) /* SSDA output generates start, restart or stop condition */ +#define _20_SCI_SSDA_LOW_LEVEL (0x20U) /* SSDA output low level */ +#define _30_SCI_SSDA_HIGH_IMPEDANCE (0x30U) /* SSDA output high impedance */ +/* SSCL output select (IICSCLS) */ +#define _00_SCI_SSCL_CLOCK_OUTPUT (0x00U) /* SSCL output is serial clock output */ +#define _40_SCI_SSCL_START_RESTART_STOP_CONDITION (0x40U) /* SSCL output generates start, restart or stop condition */ +#define _80_SCI_SSCL_LOW_LEVEL (0x80U) /* SSCL output low level */ +#define _C0_SCI_SSCL_HIGH_IMPEDANCE (0xC0U) /* SSCL output high impedance */ + +/* + I2C status register (SISR) +*/ +/* ACK reception data flag (IICACKR) */ +#define _00_SCI_ACK_RECEIVED (0x00U) /* ACK received */ +#define _01_SCI_NACK_RECEIVED (0x01U) /* NACK received */ + +/* + SPI mode register (SPMR) +*/ +/* SS pin function enable (SSE) */ +#define _00_SCI_SS_PIN_DISABLE (0x00U) /* SS pin function disabled */ +#define _01_SCI_SS_PIN_ENABLE (0x01U) /* SS pin function enabled */ +/* CTS enable (CTSE) */ +#define _00_SCI_RTS (0x00U) /* RTS function is enabled */ +#define _02_SCI_CTS (0x02U) /* CTS function is disabled */ +/* Master slave select (MSS) */ +#define _00_SCI_SPI_MASTER (0x00U) /* Master mode */ +#define _04_SCI_SPI_SLAVE (0x04U) /* Slave mode */ +/* Mode fault flag (MFF) */ +#define _00_SCI_NO_MODE_FAULT (0x00U) /* No mode fault */ +#define _10_SCI_MODE_FAULT (0x10U) /* Mode fault */ +/* Clock polarity select (CKPOL) */ +#define _00_SCI_CLOCK_NOT_INVERTED (0x00U) /* Clock polarity is not inverted */ +#define _40_SCI_CLOCK_INVERTED (0x40U) /* Clock polarity is inverted */ +/* Clock phase select (CKPH) */ +#define _00_SCI_CLOCK_NOT_DELAYED (0x00U) /* Clock is not delayed */ +#define _80_SCI_CLOCK_DELAYED (0x80U) /* Clock is delayed */ + +/* + Interrupt Source Priority Register n (IPRn) +*/ +/* Interrupt Priority Level Select (IPR[3:0]) */ +#define _00_SCI_PRIORITY_LEVEL0 (0x00U) /* Level 0 (interrupt disabled) */ +#define _01_SCI_PRIORITY_LEVEL1 (0x01U) /* Level 1 */ +#define _02_SCI_PRIORITY_LEVEL2 (0x02U) /* Level 2 */ +#define _03_SCI_PRIORITY_LEVEL3 (0x03U) /* Level 3 */ +#define _04_SCI_PRIORITY_LEVEL4 (0x04U) /* Level 4 */ +#define _05_SCI_PRIORITY_LEVEL5 (0x05U) /* Level 5 */ +#define _06_SCI_PRIORITY_LEVEL6 (0x06U) /* Level 6 */ +#define _07_SCI_PRIORITY_LEVEL7 (0x07U) /* Level 7 */ +#define _08_SCI_PRIORITY_LEVEL8 (0x08U) /* Level 8 */ +#define _09_SCI_PRIORITY_LEVEL9 (0x09U) /* Level 9 */ +#define _0A_SCI_PRIORITY_LEVEL10 (0x0AU) /* Level 10 */ +#define _0B_SCI_PRIORITY_LEVEL11 (0x0BU) /* Level 11 */ +#define _0C_SCI_PRIORITY_LEVEL12 (0x0CU) /* Level 12 */ +#define _0D_SCI_PRIORITY_LEVEL13 (0x0DU) /* Level 13 */ +#define _0E_SCI_PRIORITY_LEVEL14 (0x0EU) /* Level 14 */ +#define _0F_SCI_PRIORITY_LEVEL15 (0x0FU) /* Level 15 (highest) */ + +/* + Transfer status control value +*/ +/* Simple IIC Transmit Receive Flag */ +#define _80_SCI_IIC_TRANSMISSION (0x80U) +#define _00_SCI_IIC_RECEPTION (0x00U) +/* Simple IIC Start Stop Flag */ +#define _80_SCI_IIC_START_CYCLE (0x80U) +#define _00_SCI_IIC_STOP_CYCLE (0x00U) +/* Multiprocessor Asynchronous Communication Flag */ +#define _80_SCI_ID_TRANSMISSION_CYCLE (0x80U) +#define _00_SCI_DATA_TRANSMISSION_CYCLE (0x00U) + + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +void R_SCI1_Create(void); +void R_SCI1_Start(void); +void R_SCI1_Stop(void); +MD_STATUS R_SCI1_Serial_Send(uint8_t * const tx_buf, uint16_t tx_num); +MD_STATUS R_SCI1_Serial_Receive(uint8_t * const rx_buf, uint16_t rx_num); +static void r_sci1_callback_transmitend(void); +static void r_sci1_callback_receiveend(void); +static void r_sci1_callback_receiveerror(void); + +/* Start user code for function. Do not edit comment generated here */ + +/* Some of the code in this file is generated using "Code Generator" for e2 studio. + * Warnings exist in this module. */ + +/* Exported functions used to transmit a number of bytes and wait for completion */ +MD_STATUS R_SCI1_AsyncTransmit (uint8_t * const tx_buf, const uint16_t tx_num); + +/* Character is used to receive key presses from PC terminal */ +extern uint8_t g_rx_char; + +/* Flag used to control transmission to PC terminal */ +extern volatile uint8_t g_tx_flag; + +/* End user code. Do not edit comment generated here */ +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci_user.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci_user.c new file mode 100644 index 000000000..aec0de101 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci_user.c @@ -0,0 +1,252 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_sci_user.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file implements device driver for SCI module. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_sci.h" +/* Start user code for include. Do not edit comment generated here */ +#include "rskrx113def.h" +//_RB_#include "r_cg_cmt.h" +/* End user code. Do not edit comment generated here */ +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ +extern uint8_t * gp_sci1_tx_address; /* SCI1 send buffer address */ +extern uint16_t g_sci1_tx_count; /* SCI1 send data number */ +extern uint8_t * gp_sci1_rx_address; /* SCI1 receive buffer address */ +extern uint16_t g_sci1_rx_count; /* SCI1 receive data number */ +extern uint16_t g_sci1_rx_length; /* SCI1 receive data length */ +/* Start user code for global. Do not edit comment generated here */ + +/* Global used to receive a character from the PC terminal */ +uint8_t g_rx_char; + +/* Flag used to control transmission to PC terminal */ +volatile uint8_t g_tx_flag = FALSE; + +/* Flag used locally to detect transmission complete */ +static volatile uint8_t sci1_txdone; + +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +* Function Name: r_sci1_transmit_interrupt +* Description : None +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +#if FAST_INTERRUPT_VECTOR == VECT_SCI1_TXI1 +#pragma interrupt r_sci1_transmit_interrupt(vect=VECT(SCI1,TXI1),fint) +#else +#pragma interrupt r_sci1_transmit_interrupt(vect=VECT(SCI1,TXI1)) +#endif +static void r_sci1_transmit_interrupt(void) +{ + if (g_sci1_tx_count > 0U) + { + SCI1.TDR = *gp_sci1_tx_address; + gp_sci1_tx_address++; + g_sci1_tx_count--; + } + else + { + SCI1.SCR.BIT.TIE = 0U; + SCI1.SCR.BIT.TEIE = 1U; + } +} +/*********************************************************************************************************************** +* Function Name: r_sci1_transmitend_interrupt +* Description : None +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +#if FAST_INTERRUPT_VECTOR == VECT_SCI1_TEI1 +#pragma interrupt r_sci1_transmitend_interrupt(vect=VECT(SCI1,TEI1),fint) +#else +#pragma interrupt r_sci1_transmitend_interrupt(vect=VECT(SCI1,TEI1)) +#endif +static void r_sci1_transmitend_interrupt(void) +{ + /* Set TXD1 pin */ + PORT1.PMR.BYTE &= 0xBFU; + SCI1.SCR.BIT.TIE = 0U; + SCI1.SCR.BIT.TE = 0U; + SCI1.SCR.BIT.TEIE = 0U; + + r_sci1_callback_transmitend(); +} +/*********************************************************************************************************************** +* Function Name: r_sci1_receive_interrupt +* Description : None +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +#if FAST_INTERRUPT_VECTOR == VECT_SCI1_RXI1 +#pragma interrupt r_sci1_receive_interrupt(vect=VECT(SCI1,RXI1),fint) +#else +#pragma interrupt r_sci1_receive_interrupt(vect=VECT(SCI1,RXI1)) +#endif +static void r_sci1_receive_interrupt(void) +{ + if (g_sci1_rx_length > g_sci1_rx_count) + { + *gp_sci1_rx_address = SCI1.RDR; + gp_sci1_rx_address++; + g_sci1_rx_count++; + + if (g_sci1_rx_length == g_sci1_rx_count) + { + r_sci1_callback_receiveend(); + } + } +} +/*********************************************************************************************************************** +* Function Name: r_sci1_receiveerror_interrupt +* Description : None +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +#if FAST_INTERRUPT_VECTOR == VECT_SCI1_ERI1 +#pragma interrupt r_sci1_receiveerror_interrupt(vect=VECT(SCI1,ERI1),fint) +#else +#pragma interrupt r_sci1_receiveerror_interrupt(vect=VECT(SCI1,ERI1)) +#endif +static void r_sci1_receiveerror_interrupt(void) +{ + uint8_t err_type; + + r_sci1_callback_receiveerror(); + + /* Clear overrun, framing and parity error flags */ + err_type = SCI1.SSR.BYTE; + SCI1.SSR.BYTE = err_type & 0xC7U; +} +/*********************************************************************************************************************** +* Function Name: r_sci1_callback_transmitend +* Description : This function is a callback function when SCI1 finishes transmission. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +static void r_sci1_callback_transmitend(void) +{ + /* Start user code. Do not edit comment generated here */ + sci1_txdone = TRUE; + + /* End user code. Do not edit comment generated here */ +} +/*********************************************************************************************************************** +* Function Name: r_sci1_callback_receiveend +* Description : This function is a callback function when SCI1 finishes reception. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +static void r_sci1_callback_receiveend(void) +{ + /* Start user code. Do not edit comment generated here */ + /* Check the contents of g_rx_char */ + if ('z' == g_rx_char) + { + /* Stop the timer used to control transmission to PC terminal*/ +//_RB_ R_CMT0_Stop(); + + /* Turn off LED0 and turn on LED1 to indicate serial transmission + inactive */ + LED0 = LED_OFF; + LED1 = LED_ON; + } + else + { + /* Start the timer used to control transmission to PC terminal*/ +//_RB_ R_CMT0_Start(); + + /* Turn on LED0 and turn off LED1 to indicate serial transmission + active */ + LED0 = LED_ON; + LED1 = LED_OFF; + } + + /* Set up SCI1 receive buffer again */ + R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); + + /* End user code. Do not edit comment generated here */ +} +/*********************************************************************************************************************** +* Function Name: r_sci1_callback_receiveerror +* Description : This function is a callback function when SCI1 reception encounters error. +* Arguments : None +* Return Value : None +***********************************************************************************************************************/ +static void r_sci1_callback_receiveerror(void) +{ + /* Start user code. Do not edit comment generated here */ + /* End user code. Do not edit comment generated here */ +} + +/* Start user code for adding. Do not edit comment generated here */ +/*********************************************************************************************************************** + * Function Name: R_SCI1_AsyncTransmit + * Description : This function sends SCI1 data and waits for the transmit end flag. + * Arguments : tx_buf - + * transfer buffer pointer + * tx_num - + * buffer size + * Return Value : status - + * MD_OK or MD_ARGERROR + ***********************************************************************************************************************/ +MD_STATUS R_SCI1_AsyncTransmit (uint8_t * const tx_buf, const uint16_t tx_num) +{ + MD_STATUS status = MD_OK; + + /* clear the flag before initiating a new transmission */ + sci1_txdone = FALSE; + + /* Send the data using the API */ + status = R_SCI1_Serial_Send(tx_buf, tx_num); + + /* Wait for the transmit end flag */ + while (FALSE == sci1_txdone) + { + /* Wait */ + } + return (status); +} +/*********************************************************************************************************************** + * End of function R_SCI1_AsyncTransmit + ***********************************************************************************************************************/ + +/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_stacksct.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_stacksct.h new file mode 100644 index 000000000..6545c3fe9 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_stacksct.h @@ -0,0 +1,50 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_stacksct.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : Setting of Stack area. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef _STACKSCT_H +#define _STACKSCT_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +#pragma stacksize su=0x100 +#pragma stacksize si=0x300 + + +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_userdefine.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_userdefine.h new file mode 100644 index 000000000..d5e1b6ab8 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_userdefine.h @@ -0,0 +1,40 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_userdefine.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file includes user definition. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef _USER_DEF_H +#define _USER_DEF_H + +/*********************************************************************************************************************** +User definitions +***********************************************************************************************************************/ +#define FAST_INTERRUPT_VECTOR 0 + +/* Start user code for function. Do not edit comment generated here */ +#define TRUE (1) +#define FALSE (0) +/* End user code. Do not edit comment generated here */ +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vect.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vect.h new file mode 100644 index 000000000..393a440d9 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vect.h @@ -0,0 +1,67 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_vect.h +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file contains definition of vector. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ +#ifndef _VECT_H +#define _VECT_H + +/*********************************************************************************************************************** +Macro definitions (Register bit) +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Macro definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Typedef definitions +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Global functions +***********************************************************************************************************************/ +/* Undefined */ +#pragma interrupt (r_undefined_exception) +void r_undefined_exception(void); + +/* Reserved */ +#pragma interrupt (r_reserved_exception) +void r_reserved_exception(void); + +/* NMI */ +#pragma interrupt (r_nmi_exception) +void r_nmi_exception(void); + +/* BRK */ +#pragma interrupt (r_brk_exception(vect=0)) +void r_brk_exception(void); + +/*;<> */ +/*;Power On Reset PC */ +extern void PowerON_Reset(void); +/*;<> */ + +#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vecttbl.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vecttbl.c new file mode 100644 index 000000000..f8e065dc4 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vecttbl.c @@ -0,0 +1,104 @@ +/*********************************************************************************************************************** +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. +* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all +* applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED +* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND +* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY +* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, +* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR +* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +* File Name : r_cg_vecttbl.c +* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* Description : This file initializes the vector table. +* Creation Date: 21/09/2015 +***********************************************************************************************************************/ + +/*********************************************************************************************************************** +Pragma directive +***********************************************************************************************************************/ +/* Start user code for pragma. Do not edit comment generated here */ +/* End user code. Do not edit comment generated here */ + +/*********************************************************************************************************************** +Includes +***********************************************************************************************************************/ +#include "r_cg_macrodriver.h" +#include "r_cg_vect.h" +#include "r_cg_userdefine.h" + +/*********************************************************************************************************************** +Global variables and functions +***********************************************************************************************************************/ + +#pragma section C FIXEDVECT + +void (*const Fixed_Vectors[])(void) = { +/*;0xffffffd0 Exception(Supervisor Instruction) */ + r_undefined_exception, +/*;0xffffffd4 Reserved */ + r_undefined_exception, +/*;0xffffffd8 Reserved */ + r_reserved_exception, +/*;0xffffffdc Exception(Undefined Instruction) */ + r_undefined_exception, +/*;0xffffffe0 Reserved */ + r_reserved_exception, +/*;0xffffffe4 Reserved */ + r_reserved_exception, +/*;0xffffffe8 Reserved */ + r_reserved_exception, +/*;0xffffffec Reserved */ + r_reserved_exception, +/*;0xfffffff0 Reserved */ + r_reserved_exception, +/*;0xfffffff4 Reserved */ + r_reserved_exception, +/*;0xfffffff8 NMI */ + r_nmi_exception, +/*;0xfffffffc RESET */ +/*;<> */ +/*;Power On Reset PC */ + /*(void*)*/ PowerON_Reset +/*;<> */ +}; + +/* MDE register (Single Chip Mode) */ +#pragma address _MDEreg=0xffffff80 +#ifdef __BIG + /* Big endian*/ + const unsigned long _MDEreg = 0xfffffff8; +#else + /* Little endian */ + const unsigned long _MDEreg = 0xffffffff; +#endif + +/* Set option bytes */ +#pragma address OFS0_location = 0xFFFFFF8CUL +#pragma address OFS1_location = 0xFFFFFF88UL +volatile const uint32_t OFS0_location = 0xFFFFFFFFUL; +volatile const uint32_t OFS1_location = 0xFFFFFFFFUL; + +/* Start user code for adding. Do not edit comment generated here */ +/* ID codes (Default) */ +#pragma address id_code=0xffffffa0 +const unsigned long id_code[4] = { + 0xffffffff, + 0xffffffff, + 0xffffffff, + 0xffffffff, +}; +/* End user code. Do not edit comment generated here */ + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/iodefine.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/iodefine.h new file mode 100644 index 000000000..e84e3c2a2 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/iodefine.h @@ -0,0 +1,6701 @@ + +/********************************************************************************* +* +* Device : RX/RX100/RX113 +* +* File Name : iodefine.h +* +* Abstract : Definition of I/O Register. +* +* History : 0.4 (2013-11-18) [Hardware Manual Revision : 0.40] +* : 0.5 (2014-01-05) [Hardware Manual Revision : 0.50] +* : 1.0 (2014-07-22) [Hardware Manual Revision : 1.00] +* +* NOTE : THIS IS A TYPICAL EXAMPLE. +* +* Copyright (C) 2013 (2014) Renesas Electronics Corporation and +* Renesas Solutions Corp. All rights reserved. +* +*********************************************************************************/ +/********************************************************************************/ +/* */ +/* DESCRIPTION : Definition of ICU Register */ +/* CPU TYPE : RX113 */ +/* */ +/* Usage : IR,DTCER,IER,IPR of ICU Register */ +/* The following IR, DTCE, IEN, IPR macro functions simplify usage. */ +/* The bit access operation is "Bit_Name(interrupt source,name)". */ +/* A part of the name can be omitted. */ +/* for example : */ +/* IR(MTU0,TGIA0) = 0; expands to : */ +/* ICU.IR[114].BIT.IR = 0; */ +/* */ +/* DTCE(ICU,IRQ0) = 1; expands to : */ +/* ICU.DTCER[64].BIT.DTCE = 1; */ +/* */ +/* IEN(CMT0,CMI0) = 1; expands to : */ +/* ICU.IER[0x03].BIT.IEN4 = 1; */ +/* */ +/* Usage : #pragma interrupt Function_Identifier(vect=**) */ +/* The number of vector is "(interrupt source, name)". */ +/* for example : */ +/* #pragma interrupt INT_IRQ0(vect=VECT(ICU,IRQ0)) expands to : */ +/* #pragma interrupt INT_IRQ0(vect=64) */ +/* #pragma interrupt INT_CMT0_CMI0(vect=VECT(CMT0,CMI0)) expands to : */ +/* #pragma interrupt INT_CMT0_CMI0(vect=28) */ +/* #pragma interrupt INT_MTU0_TGIA0(vect=VECT(MTU0,TGIA0)) expands to : */ +/* #pragma interrupt INT_MTU0_TGIA0(vect=114) */ +/* */ +/* Usage : MSTPCRA,MSTPCRB,MSTPCRC of SYSTEM Register */ +/* The bit access operation is "MSTP(name)". */ +/* The name that can be used is a macro name defined with "iodefine.h". */ +/* for example : */ +/* MSTP(TMR2) = 0; // TMR23,TMR2,TMR3 expands to : */ +/* SYSTEM.MSTPCRA.BIT.MSTPA4 = 0; */ +/* MSTP(SCI0) = 0; // SCI0,SMCI0 expands to : */ +/* SYSTEM.MSTPCRB.BIT.MSTPB31 = 0; */ +/* MSTP(MTU4) = 0; // MTU,MTU0,MTU1,MTU2,MTU3,MTU4,MTU5 expands to : */ +/* SYSTEM.MSTPCRA.BIT.MSTPA9 = 0; */ +/* MSTP(CMT3) = 0; // CMT2,CMT3 expands to : */ +/* SYSTEM.MSTPCRA.BIT.MSTPA14 = 0; */ +/* */ +/* */ +/********************************************************************************/ +#ifndef __RX113IODEFINE_HEADER__ +#define __RX113IODEFINE_HEADER__ +#pragma bit_order left +#pragma unpack +struct st_bsc { + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char STSCLR:1; + } BIT; + } BERCLR; + char wk0[3]; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char TOEN:1; + unsigned char IGAEN:1; + } BIT; + } BEREN; + char wk1[3]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char MST:3; + unsigned char :2; + unsigned char TO:1; + unsigned char IA:1; + } BIT; + } BERSR1; + char wk2[1]; + union { + unsigned short WORD; + struct { + unsigned short ADDR:13; + } BIT; + } BERSR2; + char wk3[4]; + union { + unsigned short WORD; + struct { + unsigned short :4; + unsigned short BPFB:2; + unsigned short :2; + unsigned short BPGB:2; + unsigned short BPIB:2; + unsigned short BPRO:2; + unsigned short BPRA:2; + } BIT; + } BUSPRI; +}; + +struct st_cac { + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char CFME:1; + } BIT; + } CACR0; + union { + unsigned char BYTE; + struct { + unsigned char EDGES:2; + unsigned char TCSS:2; + unsigned char FMCS:3; + unsigned char CACREFE:1; + } BIT; + } CACR1; + union { + unsigned char BYTE; + struct { + unsigned char DFS:2; + unsigned char RCDS:2; + unsigned char RSCS:3; + unsigned char RPS:1; + } BIT; + } CACR2; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char OVFFCL:1; + unsigned char MENDFCL:1; + unsigned char FERRFCL:1; + unsigned char :1; + unsigned char OVFIE:1; + unsigned char MENDIE:1; + unsigned char FERRIE:1; + } BIT; + } CAICR; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char OVFF:1; + unsigned char MENDF:1; + unsigned char FERRF:1; + } BIT; + } CASTR; + char wk0[1]; + unsigned short CAULVR; + unsigned short CALLVR; + unsigned short CACNTBR; +}; + +struct st_cmpb { + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char CPB1INI:1; + unsigned char :3; + unsigned char CPB0INI:1; + } BIT; + } CPBCNT1; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char CPB1WCP:1; + unsigned char :3; + unsigned char CPB0WCP:1; + } BIT; + } CPBCNT2; + union { + unsigned char BYTE; + struct { + unsigned char CPB1OUT:1; + unsigned char :3; + unsigned char CPB0OUT:1; + } BIT; + } CPBFLG; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char CPB1INTPL:1; + unsigned char CPB1INTEG:1; + unsigned char CPB1INTEN:1; + unsigned char :1; + unsigned char CPB0INTPL:1; + unsigned char CPB0INTEG:1; + unsigned char CPB0INTEN:1; + } BIT; + } CPBINT; + union { + unsigned char BYTE; + struct { + unsigned char CPB1F:2; + unsigned char :1; + unsigned char CPB1FEN:1; + unsigned char CPB0F:2; + unsigned char :1; + unsigned char CPB0FEN:1; + } BIT; + } CPBF; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char CPBSPDMD:1; + } BIT; + } CPBMD; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char CPB1VRF:1; + unsigned char :3; + unsigned char CPB0VRF:1; + } BIT; + } CPBREF; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char CPB1OP:1; + unsigned char CPB1OE:1; + unsigned char :2; + unsigned char CPB0OP:1; + unsigned char CPB0OE:1; + } BIT; + } CPBOCR; +}; + +struct st_cmt { + union { + unsigned short WORD; + struct { + unsigned short :14; + unsigned short STR1:1; + unsigned short STR0:1; + } BIT; + } CMSTR0; + char wk0[14]; + union { + unsigned short WORD; + struct { + unsigned short :14; + unsigned short STR3:1; + unsigned short STR2:1; + } BIT; + } CMSTR1; +}; + +struct st_cmt0 { + union { + unsigned short WORD; + struct { + unsigned short :9; + unsigned short CMIE:1; + unsigned short :4; + unsigned short CKS:2; + } BIT; + } CMCR; + unsigned short CMCNT; + unsigned short CMCOR; +}; + +struct st_crc { + union { + unsigned char BYTE; + struct { + unsigned char DORCLR:1; + unsigned char :4; + unsigned char LMS:1; + unsigned char GPS:2; + } BIT; + } CRCCR; + unsigned char CRCDIR; + unsigned short CRCDOR; +}; + +struct st_ctsu { + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char CTSUINIT:1; + unsigned char CTSUIOC:1; + unsigned char CTSUSNZ:1; + unsigned char CTSUCAP:1; + unsigned char CTSUSTRT:1; + } BIT; + } CTSUCR0; + union { + unsigned char BYTE; + struct { + unsigned char CTSUMD:2; + unsigned char CTSUCLK:2; + unsigned char CTSUATUNE1:1; + unsigned char CTSUATUNE0:1; + unsigned char CTSUCSW:1; + unsigned char CTSUPON:1; + } BIT; + } CTSUCR1; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char CTSUSOFF:1; + unsigned char CTSUPRMODE:2; + unsigned char CTSUPRRATIO:4; + } BIT; + } CTSUSDPRS; + union { + unsigned char BYTE; + struct { + unsigned char CTSUSST:8; + } BIT; + } CTSUSST; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char CTSUMCH0:4; + } BIT; + } CTSUMCH0; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char CTSUMCH1:4; + } BIT; + } CTSUMCH1; + union { + unsigned char BYTE; + struct { + unsigned char CTSUCHAC07:1; + unsigned char CTSUCHAC06:1; + unsigned char CTSUCHAC05:1; + unsigned char CTSUCHAC04:1; + unsigned char CTSUCHAC03:1; + unsigned char CTSUCHAC02:1; + unsigned char CTSUCHAC01:1; + unsigned char CTSUCHAC00:1; + } BIT; + } CTSUCHAC0; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char CTSUCHAC13:1; + unsigned char CTSUCHAC12:1; + unsigned char CTSUCHAC11:1; + unsigned char CTSUCHAC10:1; + } BIT; + } CTSUCHAC1; + char wk0[3]; + union { + unsigned char BYTE; + struct { + unsigned char CTSUCHTRC07:1; + unsigned char CTSUCHTRC06:1; + unsigned char CTSUCHTRC05:1; + unsigned char CTSUCHTRC04:1; + unsigned char CTSUCHTRC03:1; + unsigned char CTSUCHTRC02:1; + unsigned char CTSUCHTRC01:1; + unsigned char CTSUCHTRC00:1; + } BIT; + } CTSUCHTRC0; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char CTSUCHTRC13:1; + unsigned char CTSUCHTRC12:1; + unsigned char CTSUCHTRC11:1; + unsigned char CTSUCHTRC10:1; + } BIT; + } CTSUCHTRC1; + char wk1[3]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char CTSUSSCNT:2; + unsigned char :2; + unsigned char CTSUSSMOD:2; + } BIT; + } CTSUDCLKC; + union { + unsigned char BYTE; + struct { + unsigned char CTSUPS:1; + unsigned char CTSUROVF:1; + unsigned char CTSUSOVF:1; + unsigned char CTSUDTSR:1; + unsigned char :1; + unsigned char CTSUSTC:3; + } BIT; + } CTSUST; + union { + unsigned short WORD; + struct { + unsigned short :4; + unsigned short CTSUSSDIV:4; + } BIT; + } CTSUSSC; + union { + unsigned short WORD; + struct { + unsigned short CTSUSNUM:6; + unsigned short CTSUSO:10; + } BIT; + } CTSUSO0; + union { + unsigned short WORD; + struct { + unsigned short :1; + unsigned short CTSUICOG:2; + unsigned short CTSUSDPA:5; + unsigned short CTSURICOA:8; + } BIT; + } CTSUSO1; + union { + unsigned short WORD; + struct { + unsigned short CTSUSC:16; + } BIT; + } CTSUSC; + union { + unsigned short WORD; + struct { + unsigned short CTSURC:16; + } BIT; + } CTSURC; + union { + unsigned short WORD; + struct { + unsigned short CTSUICOMP:1; + } BIT; + } CTSUERRS; +}; + +struct st_da { + unsigned short DADR0; + unsigned short DADR1; + union { + unsigned char BYTE; + struct { + unsigned char DAOE1:1; + unsigned char DAOE0:1; + } BIT; + } DACR; + union { + unsigned char BYTE; + struct { + unsigned char DPSEL:1; + } BIT; + } DADPR; + union { + unsigned char BYTE; + struct { + unsigned char DAADST:1; + } BIT; + } DAADSCR; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char REF:3; + } BIT; + } DAVREFCR; +}; + +struct st_doc { + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char DOPCFCL:1; + unsigned char DOPCF:1; + unsigned char DOPCIE:1; + unsigned char :1; + unsigned char DCSEL:1; + unsigned char OMS:2; + } BIT; + } DOCR; + char wk0[1]; + unsigned short DODIR; + unsigned short DODSR; +}; + +struct st_dtc { + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char RRS:1; + } BIT; + } DTCCR; + char wk0[3]; + void *DTCVBR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char SHORT:1; + } BIT; + } DTCADMOD; + char wk1[3]; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char DTCST:1; + } BIT; + } DTCST; + char wk2[1]; + union { + unsigned short WORD; + struct { + unsigned short ACT:1; + unsigned short :7; + unsigned short VECN:8; + } BIT; + } DTCSTS; +}; + +struct st_elc { + union { + unsigned char BYTE; + struct { + unsigned char ELCON:1; + } BIT; + } ELCR; + union { + unsigned char BYTE; + struct { + unsigned char ELS:8; + } BIT; + } ELSR[26]; + char wk0[4]; + union { + unsigned char BYTE; + struct { + unsigned char MTU3MD:2; + unsigned char MTU2MD:2; + unsigned char MTU1MD:2; + } BIT; + } ELOPA; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char MTU4MD:2; + } BIT; + } ELOPB; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char CMT1MD:2; + } BIT; + } ELOPC; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char TMR2MD:2; + unsigned char :2; + unsigned char TMR0MD:2; + } BIT; + } ELOPD; + union { + unsigned char BYTE; + struct { + unsigned char PGR7:1; + unsigned char PGR6:1; + unsigned char PGR5:1; + unsigned char PGR4:1; + unsigned char PGR3:1; + unsigned char PGR2:1; + unsigned char PGR1:1; + unsigned char PGR0:1; + } BIT; + } PGR1; + char wk1[1]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char PGCO:3; + unsigned char :1; + unsigned char PGCOVE:1; + unsigned char PGCI:2; + } BIT; + } PGC1; + char wk2[1]; + union { + unsigned char BYTE; + struct { + unsigned char PDBF7:1; + unsigned char PDBF6:1; + unsigned char PDBF5:1; + unsigned char PDBF4:1; + unsigned char PDBF3:1; + unsigned char PDBF2:1; + unsigned char PDBF1:1; + unsigned char PDBF0:1; + } BIT; + } PDBF1; + char wk3[1]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char PSM:2; + unsigned char PSP:2; + unsigned char PSB:3; + } BIT; + } PEL0; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char PSM:2; + unsigned char PSP:2; + unsigned char PSB:3; + } BIT; + } PEL1; + char wk4[2]; + union { + unsigned char BYTE; + struct { + unsigned char WI:1; + unsigned char WE:1; + unsigned char :5; + unsigned char SEG:1; + } BIT; + } ELSEGR; +}; + +struct st_flash { + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char DFLEN:1; + } BIT; + } DFLCTL; + char wk0[31]; + union { + unsigned short WORD; + struct { + unsigned short :7; + unsigned short SASMF:1; + } BIT; + } FSCMR; + unsigned short FAWSMR; + unsigned short FAWEMR; + union { + unsigned char BYTE; + struct { + unsigned char SAS:2; + unsigned char :1; + unsigned char PCKA:5; + } BIT; + } FISR; + union { + unsigned char BYTE; + struct { + unsigned char OPST:1; + unsigned char :4; + unsigned char CMD:3; + } BIT; + } FEXCR; + unsigned short FEAML; +// char wk1[1]; + unsigned char FEAMH; + char wk2[5]; + unsigned char FPR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char PERR:1; + } BIT; + } FPSR; + unsigned short FRBL; + unsigned short FRBH; + char wk3[16058]; + union { + unsigned char BYTE; + struct { + unsigned char FMS2:1; + unsigned char LVPE:1; + unsigned char :1; + unsigned char FMS1:1; + unsigned char RPDIS:1; + unsigned char :1; + unsigned char FMS0:1; + } BIT; + } FPMCR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char EXS:1; + } BIT; + } FASR; + unsigned short FSARL; +// char wk4[1]; + unsigned char FSARH; + union { + unsigned char BYTE; + struct { + unsigned char OPST:1; + unsigned char STOP:1; + unsigned char :1; + unsigned char DRC:1; + unsigned char CMD:4; + } BIT; + } FCR; + unsigned short FEARL; + unsigned char FEARH; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char FRESET:1; + } BIT; + } FRESETR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char EILGLERR:1; + unsigned char ILGLERR:1; + unsigned char BCERR:1; + unsigned char :1; + unsigned char PRGERR:1; + unsigned char ERERR:1; + } BIT; + } FSTATR0; + union { + unsigned char BYTE; + struct { + unsigned char EXRDY:1; + unsigned char FRDY:1; + unsigned char :4; + unsigned char DRRDY:1; + } BIT; + } FSTATR1; + unsigned short FWBL; + unsigned short FWBH; + char wk5[34]; + union { + unsigned short WORD; +// struct { +// unsigned short FEKEY:8; +// unsigned short FENTRYD:1; +// unsigned short :6; +// unsigned short FENTRY0:1; +// } BIT; + } FENTRYR; +}; + +struct st_icu { + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char IR:1; + } BIT; + } IR[250]; + char wk0[6]; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char DTCE:1; + } BIT; + } DTCER[249]; + char wk1[7]; + union { + unsigned char BYTE; + struct { + unsigned char IEN7:1; + unsigned char IEN6:1; + unsigned char IEN5:1; + unsigned char IEN4:1; + unsigned char IEN3:1; + unsigned char IEN2:1; + unsigned char IEN1:1; + unsigned char IEN0:1; + } BIT; + } IER[32]; + char wk2[192]; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char SWINT:1; + } BIT; + } SWINTR; + char wk3[15]; + union { + unsigned short WORD; + struct { + unsigned short FIEN:1; + unsigned short :7; + unsigned short FVCT:8; + } BIT; + } FIR; + char wk4[14]; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char IPR:4; + } BIT; + } IPR[250]; + char wk5[262]; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char IRQMD:2; + } BIT; + } IRQCR[8]; + char wk6[8]; + union { + unsigned char BYTE; + struct { + unsigned char FLTEN7:1; + unsigned char FLTEN6:1; + unsigned char FLTEN5:1; + unsigned char FLTEN4:1; + unsigned char FLTEN3:1; + unsigned char FLTEN2:1; + unsigned char FLTEN1:1; + unsigned char FLTEN0:1; + } BIT; + } IRQFLTE0; + char wk7[3]; + union { + unsigned short WORD; + struct { + unsigned short FCLKSEL7:2; + unsigned short FCLKSEL6:2; + unsigned short FCLKSEL5:2; + unsigned short FCLKSEL4:2; + unsigned short FCLKSEL3:2; + unsigned short FCLKSEL2:2; + unsigned short FCLKSEL1:2; + unsigned short FCLKSEL0:2; + } BIT; + } IRQFLTC0; + char wk8[106]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char LVD2ST:1; + unsigned char LVD1ST:1; + unsigned char IWDTST:1; + unsigned char :1; + unsigned char OSTST:1; + unsigned char NMIST:1; + } BIT; + } NMISR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char LVD2EN:1; + unsigned char LVD1EN:1; + unsigned char IWDTEN:1; + unsigned char :1; + unsigned char OSTEN:1; + unsigned char NMIEN:1; + } BIT; + } NMIER; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char LVD2CLR:1; + unsigned char LVD1CLR:1; + unsigned char IWDTCLR:1; + unsigned char :1; + unsigned char OSTCLR:1; + unsigned char NMICLR:1; + } BIT; + } NMICLR; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char NMIMD:1; + } BIT; + } NMICR; + char wk9[12]; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char NFLTEN:1; + } BIT; + } NMIFLTE; + char wk10[3]; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char NFCLKSEL:2; + } BIT; + } NMIFLTC; +}; + +struct st_irda { + union { + unsigned char BYTE; + struct { + unsigned char IRE:1; + unsigned char IRCKS:3; + unsigned char IRTXINV:1; + unsigned char IRRXINV:1; + } BIT; + } IRCR; +}; + +struct st_iwdt { + unsigned char IWDTRR; + char wk0[1]; + union { + unsigned short WORD; + struct { + unsigned short :2; + unsigned short RPSS:2; + unsigned short :2; + unsigned short RPES:2; + unsigned short CKS:4; + unsigned short :2; + unsigned short TOPS:2; + } BIT; + } IWDTCR; + union { + unsigned short WORD; + struct { + unsigned short REFEF:1; + unsigned short UNDFF:1; + unsigned short CNTVAL:14; + } BIT; + } IWDTSR; + union { + unsigned char BYTE; + struct { + unsigned char RSTIRQS:1; + } BIT; + } IWDTRCR; + char wk1[1]; + union { + unsigned char BYTE; + struct { + unsigned char SLCSTP:1; + } BIT; + } IWDTCSTPR; +}; + +struct st_lcdc { + union { + unsigned char BYTE; + struct { + unsigned char MDSET:2; + unsigned char LWAVE:1; + unsigned char LDTY:3; + unsigned char LBAS:2; + } BIT; + } LCDM0; + union { + unsigned char BYTE; + struct { + unsigned char LCDON:1; + unsigned char SCOC:1; + unsigned char VLCON:1; + unsigned char BLON:1; + unsigned char LCDSEL:1; + unsigned char :2; + unsigned char LCDVLM:1; + } BIT; + } LCDM1; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char LCDC0:6; + } BIT; + } LCDC0; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char VLCD:5; + } BIT; + } VLCD; + char wk0[60]; + unsigned char SEG00; + unsigned char SEG01; + unsigned char SEG02; + unsigned char SEG03; + unsigned char SEG04; + unsigned char SEG05; + unsigned char SEG06; + unsigned char SEG07; + unsigned char SEG08; + unsigned char SEG09; + unsigned char SEG10; + unsigned char SEG11; + unsigned char SEG12; + unsigned char SEG13; + unsigned char SEG14; + unsigned char SEG15; + unsigned char SEG16; + unsigned char SEG17; + unsigned char SEG18; + unsigned char SEG19; + unsigned char SEG20; + unsigned char SEG21; + unsigned char SEG22; + unsigned char SEG23; + unsigned char SEG24; + unsigned char SEG25; + unsigned char SEG26; + unsigned char SEG27; + unsigned char SEG28; + unsigned char SEG29; + unsigned char SEG30; + unsigned char SEG31; + unsigned char SEG32; + unsigned char SEG33; + unsigned char SEG34; + unsigned char SEG35; + unsigned char SEG36; + unsigned char SEG37; + unsigned char SEG38; + unsigned char SEG39; +}; + +struct st_mpc { + union { + unsigned char BYTE; + struct { + unsigned char B0WI:1; + unsigned char PFSWE:1; + } BIT; + } PWPR; + char wk0[34]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P02PFS; + char wk1[1]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P04PFS; + char wk2[2]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P07PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P10PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P11PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P12PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P13PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P14PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P15PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P16PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P17PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P20PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P21PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P22PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P23PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P24PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P25PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P26PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P27PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P30PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P31PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P32PFS; + char wk3[2]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + } BIT; + } P35PFS; + char wk4[2]; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } P40PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } P41PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } P42PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } P43PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } P44PFS; + char wk5[1]; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } P46PFS; + char wk6[1]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P50PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P51PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P52PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P53PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P54PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } P55PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } P56PFS; + char wk7[25]; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } P90PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } P91PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } P92PFS; + char wk8[5]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PA0PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PA1PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PA2PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PA3PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PA4PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PA5PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PA6PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PA7PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PB0PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PB1PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PB2PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PB3PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PB4PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PB5PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PB6PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PB7PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PC0PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PC1PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PC2PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PC3PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PC4PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PC5PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PC6PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PC7PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PD0PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PD1PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PD2PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PD3PFS; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PD4PFS; + char wk9[3]; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PE0PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PE1PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PE2PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PE3PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PE4PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PE5PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PE6PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + unsigned char ISEL:1; + unsigned char :1; + unsigned char PSEL:5; + } BIT; + } PE7PFS; + char wk10[6]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PF6PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PF7PFS; + char wk11[16]; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } PJ0PFS; + char wk12[1]; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } PJ2PFS; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char PSEL:5; + } BIT; + } PJ3PFS; + char wk13[2]; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } PJ6PFS; + union { + unsigned char BYTE; + struct { + unsigned char ASEL:1; + } BIT; + } PJ7PFS; +}; + +struct st_mtu { + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char OE4D:1; + unsigned char OE4C:1; + unsigned char OE3D:1; + unsigned char OE4B:1; + unsigned char OE4A:1; + unsigned char OE3B:1; + } BIT; + } TOER; + char wk0[2]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char BDC:1; + unsigned char N:1; + unsigned char P:1; + unsigned char FB:1; + unsigned char WF:1; + unsigned char VF:1; + unsigned char UF:1; + } BIT; + } TGCR; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char PSYE:1; + unsigned char :2; + unsigned char TOCL:1; + unsigned char TOCS:1; + unsigned char OLSN:1; + unsigned char OLSP:1; + } BIT; + } TOCR1; + union { + unsigned char BYTE; + struct { + unsigned char BF:2; + unsigned char OLS3N:1; + unsigned char OLS3P:1; + unsigned char OLS2N:1; + unsigned char OLS2P:1; + unsigned char OLS1N:1; + unsigned char OLS1P:1; + } BIT; + } TOCR2; + char wk1[4]; + unsigned short TCDR; + unsigned short TDDR; + char wk2[8]; + unsigned short TCNTS; + unsigned short TCBR; + char wk3[12]; + union { + unsigned char BYTE; + struct { + unsigned char T3AEN:1; + unsigned char T3ACOR:3; + unsigned char T4VEN:1; + unsigned char T4VCOR:3; + } BIT; + } TITCR; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char T3ACNT:3; + unsigned char :1; + unsigned char T4VCNT:3; + } BIT; + } TITCNT; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char BTE:2; + } BIT; + } TBTER; + char wk4[1]; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char TDER:1; + } BIT; + } TDER; + char wk5[1]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char OLS3N:1; + unsigned char OLS3P:1; + unsigned char OLS2N:1; + unsigned char OLS2P:1; + unsigned char OLS1N:1; + unsigned char OLS1P:1; + } BIT; + } TOLBR; + char wk6[41]; + union { + unsigned char BYTE; + struct { + unsigned char CCE:1; + unsigned char :6; + unsigned char WRE:1; + } BIT; + } TWCR; + char wk7[31]; + union { + unsigned char BYTE; + struct { + unsigned char CST4:1; + unsigned char CST3:1; + unsigned char :3; + unsigned char CST2:1; + unsigned char CST1:1; + unsigned char CST0:1; + } BIT; + } TSTR; + union { + unsigned char BYTE; + struct { + unsigned char SYNC4:1; + unsigned char SYNC3:1; + unsigned char :3; + unsigned char SYNC2:1; + unsigned char SYNC1:1; + unsigned char SYNC0:1; + } BIT; + } TSYR; + char wk8[2]; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char RWE:1; + } BIT; + } TRWER; +}; + +struct st_mtu0 { + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char NFCS:2; + unsigned char NFDEN:1; + unsigned char NFCEN:1; + unsigned char NFBEN:1; + unsigned char NFAEN:1; + } BIT; + } NFCR; + char wk0[111]; + union { + unsigned char BYTE; + struct { + unsigned char CCLR:3; + unsigned char CKEG:2; + unsigned char TPSC:3; + } BIT; + } TCR; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char BFE:1; + unsigned char BFB:1; + unsigned char BFA:1; + unsigned char MD:4; + } BIT; + } TMDR; + union { + unsigned char BYTE; + struct { + unsigned char IOB:4; + unsigned char IOA:4; + } BIT; + } TIORH; + union { + unsigned char BYTE; + struct { + unsigned char IOD:4; + unsigned char IOC:4; + } BIT; + } TIORL; + union { + unsigned char BYTE; + struct { + unsigned char TTGE:1; + unsigned char :2; + unsigned char TCIEV:1; + unsigned char TGIED:1; + unsigned char TGIEC:1; + unsigned char TGIEB:1; + unsigned char TGIEA:1; + } BIT; + } TIER; + union { + unsigned char BYTE; + struct { + unsigned char TCFD:1; + } BIT; + } TSR; + unsigned short TCNT; + unsigned short TGRA; + unsigned short TGRB; + unsigned short TGRC; + unsigned short TGRD; + char wk1[16]; + unsigned short TGRE; + unsigned short TGRF; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char TGIEF:1; + unsigned char TGIEE:1; + } BIT; + } TIER2; + char wk2[1]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char TTSE:1; + unsigned char TTSB:1; + unsigned char TTSA:1; + } BIT; + } TBTM; +}; + +struct st_mtu1 { + char wk0[1]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char NFCS:2; + unsigned char NFDEN:1; + unsigned char NFCEN:1; + unsigned char NFBEN:1; + unsigned char NFAEN:1; + } BIT; + } NFCR; + char wk1[238]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char CCLR:2; + unsigned char CKEG:2; + unsigned char TPSC:3; + } BIT; + } TCR; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char MD:4; + } BIT; + } TMDR; + union { + unsigned char BYTE; + struct { + unsigned char IOB:4; + unsigned char IOA:4; + } BIT; + } TIOR; + char wk2[1]; + union { + unsigned char BYTE; + struct { + unsigned char TTGE:1; + unsigned char :1; + unsigned char TCIEU:1; + unsigned char TCIEV:1; + unsigned char :2; + unsigned char TGIEB:1; + unsigned char TGIEA:1; + } BIT; + } TIER; + union { + unsigned char BYTE; + struct { + unsigned char TCFD:1; + } BIT; + } TSR; + unsigned short TCNT; + unsigned short TGRA; + unsigned short TGRB; + char wk3[4]; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char I2BE:1; + unsigned char I2AE:1; + unsigned char I1BE:1; + unsigned char I1AE:1; + } BIT; + } TICCR; +}; + +struct st_mtu2 { + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char NFCS:2; + unsigned char NFDEN:1; + unsigned char NFCEN:1; + unsigned char NFBEN:1; + unsigned char NFAEN:1; + } BIT; + } NFCR; + char wk0[365]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char CCLR:2; + unsigned char CKEG:2; + unsigned char TPSC:3; + } BIT; + } TCR; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char MD:4; + } BIT; + } TMDR; + union { + unsigned char BYTE; + struct { + unsigned char IOB:4; + unsigned char IOA:4; + } BIT; + } TIOR; + char wk1[1]; + union { + unsigned char BYTE; + struct { + unsigned char TTGE:1; + unsigned char :1; + unsigned char TCIEU:1; + unsigned char TCIEV:1; + unsigned char :2; + unsigned char TGIEB:1; + unsigned char TGIEA:1; + } BIT; + } TIER; + union { + unsigned char BYTE; + struct { + unsigned char TCFD:1; + } BIT; + } TSR; + unsigned short TCNT; + unsigned short TGRA; + unsigned short TGRB; +}; + +struct st_mtu3 { + union { + unsigned char BYTE; + struct { + unsigned char CCLR:3; + unsigned char CKEG:2; + unsigned char TPSC:3; + } BIT; + } TCR; + char wk0[1]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char BFB:1; + unsigned char BFA:1; + unsigned char MD:4; + } BIT; + } TMDR; + char wk1[1]; + union { + unsigned char BYTE; + struct { + unsigned char IOB:4; + unsigned char IOA:4; + } BIT; + } TIORH; + union { + unsigned char BYTE; + struct { + unsigned char IOD:4; + unsigned char IOC:4; + } BIT; + } TIORL; + char wk2[2]; + union { + unsigned char BYTE; + struct { + unsigned char TTGE:1; + unsigned char :2; + unsigned char TCIEV:1; + unsigned char TGIED:1; + unsigned char TGIEC:1; + unsigned char TGIEB:1; + unsigned char TGIEA:1; + } BIT; + } TIER; + char wk3[7]; + unsigned short TCNT; + char wk4[6]; + unsigned short TGRA; + unsigned short TGRB; + char wk5[8]; + unsigned short TGRC; + unsigned short TGRD; + char wk6[4]; + union { + unsigned char BYTE; + struct { + unsigned char TCFD:1; + } BIT; + } TSR; + char wk7[11]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char TTSE:1; + unsigned char TTSB:1; + unsigned char TTSA:1; + } BIT; + } TBTM; + char wk8[90]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char NFCS:2; + unsigned char NFDEN:1; + unsigned char NFCEN:1; + unsigned char NFBEN:1; + unsigned char NFAEN:1; + } BIT; + } NFCR; +}; + +struct st_mtu4 { + char wk0[1]; + union { + unsigned char BYTE; + struct { + unsigned char CCLR:3; + unsigned char CKEG:2; + unsigned char TPSC:3; + } BIT; + } TCR; + char wk1[1]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char BFB:1; + unsigned char BFA:1; + unsigned char MD:4; + } BIT; + } TMDR; + char wk2[2]; + union { + unsigned char BYTE; + struct { + unsigned char IOB:4; + unsigned char IOA:4; + } BIT; + } TIORH; + union { + unsigned char BYTE; + struct { + unsigned char IOD:4; + unsigned char IOC:4; + } BIT; + } TIORL; + char wk3[1]; + union { + unsigned char BYTE; + struct { + unsigned char TTGE:1; + unsigned char TTGE2:1; + unsigned char :1; + unsigned char TCIEV:1; + unsigned char TGIED:1; + unsigned char TGIEC:1; + unsigned char TGIEB:1; + unsigned char TGIEA:1; + } BIT; + } TIER; + char wk4[8]; + unsigned short TCNT; + char wk5[8]; + unsigned short TGRA; + unsigned short TGRB; + char wk6[8]; + unsigned short TGRC; + unsigned short TGRD; + char wk7[1]; + union { + unsigned char BYTE; + struct { + unsigned char TCFD:1; + } BIT; + } TSR; + char wk8[11]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char TTSE:1; + unsigned char TTSB:1; + unsigned char TTSA:1; + } BIT; + } TBTM; + char wk9[6]; + union { + unsigned short WORD; + struct { + unsigned short BF:2; + unsigned short :6; + unsigned short UT4AE:1; + unsigned short DT4AE:1; + unsigned short UT4BE:1; + unsigned short DT4BE:1; + unsigned short ITA3AE:1; + unsigned short ITA4VE:1; + unsigned short ITB3AE:1; + unsigned short ITB4VE:1; + } BIT; + } TADCR; + char wk10[2]; + unsigned short TADCORA; + unsigned short TADCORB; + unsigned short TADCOBRA; + unsigned short TADCOBRB; + char wk11[72]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char NFCS:2; + unsigned char NFDEN:1; + unsigned char NFCEN:1; + unsigned char NFBEN:1; + unsigned char NFAEN:1; + } BIT; + } NFCR; +}; + +struct st_mtu5 { + char wk0[1]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char NFCS:2; + unsigned char :1; + unsigned char NFWEN:1; + unsigned char NFVEN:1; + unsigned char NFUEN:1; + } BIT; + } NFCR; + char wk1[490]; + unsigned short TCNTU; + unsigned short TGRU; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char TPSC:2; + } BIT; + } TCRU; + char wk2[1]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char IOC:5; + } BIT; + } TIORU; + char wk3[9]; + unsigned short TCNTV; + unsigned short TGRV; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char TPSC:2; + } BIT; + } TCRV; + char wk4[1]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char IOC:5; + } BIT; + } TIORV; + char wk5[9]; + unsigned short TCNTW; + unsigned short TGRW; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char TPSC:2; + } BIT; + } TCRW; + char wk6[1]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char IOC:5; + } BIT; + } TIORW; + char wk7[11]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char TGIE5U:1; + unsigned char TGIE5V:1; + unsigned char TGIE5W:1; + } BIT; + } TIER; + char wk8[1]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char CSTU5:1; + unsigned char CSTV5:1; + unsigned char CSTW5:1; + } BIT; + } TSTR; + char wk9[1]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char CMPCLR5U:1; + unsigned char CMPCLR5V:1; + unsigned char CMPCLR5W:1; + } BIT; + } TCNTCMPCLR; +}; + +struct st_poe { + union { + unsigned short WORD; + struct { + unsigned char H; + unsigned char L; + } BYTE; + struct { + unsigned char POE3F:1; + unsigned char POE2F:1; + unsigned char POE1F:1; + unsigned char POE0F:1; + unsigned char :3; + unsigned char PIE1:1; + unsigned char POE3M:2; + unsigned char POE2M:2; + unsigned char POE1M:2; + unsigned char POE0M:2; + } BIT; + } ICSR1; + union { + unsigned short WORD; + struct { + unsigned char H; + unsigned char L; + } BYTE; + struct { + unsigned char OSF1:1; + unsigned char :5; + unsigned char OCE1:1; + unsigned char OIE1:1; + } BIT; + } OCSR1; + char wk0[4]; + union { + unsigned short WORD; + struct { + unsigned char H; + unsigned char L; + } BYTE; + struct { + unsigned char :3; + unsigned char POE8F:1; + unsigned char :2; + unsigned char POE8E:1; + unsigned char PIE2:1; + unsigned char :6; + unsigned char POE8M:2; + } BIT; + } ICSR2; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char CH0HIZ:1; + unsigned char CH34HIZ:1; + } BIT; + } SPOER; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char PE3ZE:1; + unsigned char PE2ZE:1; + unsigned char PE1ZE:1; + unsigned char PE0ZE:1; + } BIT; + } POECR1; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char P1CZEA:1; + unsigned char P2CZEA:1; + unsigned char P3CZEA:1; + } BIT; + } POECR2; + char wk1[1]; + union { + unsigned short WORD; + struct { + unsigned char H; + unsigned char L; + } BYTE; + struct { + unsigned char :3; + unsigned char OSTSTF:1; + unsigned char :2; + unsigned char OSTSTE:1; + } BIT; + } ICSR3; +}; + +struct st_port { + union { + unsigned char BYTE; + struct { + unsigned char PSEL7:1; + unsigned char PSEL6:1; + } BIT; + } PSRA; +}; + +struct st_port0 { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char :2; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char :2; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char :2; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char :2; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + } BIT; + } PMR; + char wk3[31]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char B4:1; + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :5; + unsigned char B0:1; + } BIT; + } ODR1; + char wk4[62]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char :2; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + } BIT; + } PCR; +}; + +struct st_port1 { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[32]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } ODR1; + char wk4[61]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_port2 { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[33]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR1; + char wk4[60]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_port3 { + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char B5:1; + unsigned char :2; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[34]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR0; + char wk4[60]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_port4 { + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; +}; + +struct st_port5 { + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[36]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char B4:1; + } BIT; + } ODR1; + char wk4[57]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_port9 { + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; +}; + +struct st_porta { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[41]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR1; + char wk4[52]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_portb { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[42]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR1; + char wk4[51]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_portc { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[43]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR1; + char wk4[50]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_portd { + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[95]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_porte { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[45]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR0; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + unsigned char :1; + unsigned char B4:1; + unsigned char :1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } ODR1; + char wk4[48]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char B5:1; + unsigned char B4:1; + unsigned char B3:1; + unsigned char B2:1; + unsigned char B1:1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_portf { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + } BIT; + } PMR; + char wk3[95]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + } BIT; + } PCR; +}; + +struct st_porth { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + } BIT; + } PIDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + } BIT; + } PMR; +}; + +struct st_portj { + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char :2; + unsigned char B3:1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } PDR; + char wk0[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char :2; + unsigned char B3:1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } PODR; + char wk1[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char :2; + unsigned char B3:1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } PIDR; + char wk2[31]; + union { + unsigned char BYTE; + struct { + unsigned char B7:1; + unsigned char B6:1; + unsigned char :2; + unsigned char B3:1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } PMR; + char wk3[49]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char B6:1; + } BIT; + } ODR0; + char wk4[45]; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char B3:1; + unsigned char B2:1; + unsigned char :1; + unsigned char B0:1; + } BIT; + } PCR; +}; + +struct st_riic { + union { + unsigned char BYTE; + struct { + unsigned char ICE:1; + unsigned char IICRST:1; + unsigned char CLO:1; + unsigned char SOWP:1; + unsigned char SCLO:1; + unsigned char SDAO:1; + unsigned char SCLI:1; + unsigned char SDAI:1; + } BIT; + } ICCR1; + union { + unsigned char BYTE; + struct { + unsigned char BBSY:1; + unsigned char MST:1; + unsigned char TRS:1; + unsigned char :1; + unsigned char SP:1; + unsigned char RS:1; + unsigned char ST:1; + } BIT; + } ICCR2; + union { + unsigned char BYTE; + struct { + unsigned char MTWP:1; + unsigned char CKS:3; + unsigned char BCWP:1; + unsigned char BC:3; + } BIT; + } ICMR1; + union { + unsigned char BYTE; + struct { + unsigned char DLCS:1; + unsigned char SDDL:3; + unsigned char TMWE:1; + unsigned char TMOH:1; + unsigned char TMOL:1; + unsigned char TMOS:1; + } BIT; + } ICMR2; + union { + unsigned char BYTE; + struct { + unsigned char SMBS:1; + unsigned char WAIT:1; + unsigned char RDRFS:1; + unsigned char ACKWP:1; + unsigned char ACKBT:1; + unsigned char ACKBR:1; + unsigned char NF:2; + } BIT; + } ICMR3; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char SCLE:1; + unsigned char NFE:1; + unsigned char NACKE:1; + unsigned char SALE:1; + unsigned char NALE:1; + unsigned char MALE:1; + unsigned char TMOE:1; + } BIT; + } ICFER; + union { + unsigned char BYTE; + struct { + unsigned char HOAE:1; + unsigned char :1; + unsigned char DIDE:1; + unsigned char :1; + unsigned char GCAE:1; + unsigned char SAR2E:1; + unsigned char SAR1E:1; + unsigned char SAR0E:1; + } BIT; + } ICSER; + union { + unsigned char BYTE; + struct { + unsigned char TIE:1; + unsigned char TEIE:1; + unsigned char RIE:1; + unsigned char NAKIE:1; + unsigned char SPIE:1; + unsigned char STIE:1; + unsigned char ALIE:1; + unsigned char TMOIE:1; + } BIT; + } ICIER; + union { + unsigned char BYTE; + struct { + unsigned char HOA:1; + unsigned char :1; + unsigned char DID:1; + unsigned char :1; + unsigned char GCA:1; + unsigned char AAS2:1; + unsigned char AAS1:1; + unsigned char AAS0:1; + } BIT; + } ICSR1; + union { + unsigned char BYTE; + struct { + unsigned char TDRE:1; + unsigned char TEND:1; + unsigned char RDRF:1; + unsigned char NACKF:1; + unsigned char STOP:1; + unsigned char START:1; + unsigned char AL:1; + unsigned char TMOF:1; + } BIT; + } ICSR2; + union { + union { + unsigned char BYTE; + struct { + unsigned char SVA:7; + unsigned char SVA0:1; + } BIT; + } SARL0; + union { + unsigned char BYTE; + } TMOCNTL; + }; + union { + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char SVA:2; + unsigned char FS:1; + } BIT; + } SARU0; + union { + unsigned char BYTE; + } TMOCNTU; + }; + union { + unsigned char BYTE; + struct { + unsigned char SVA:7; + unsigned char SVA0:1; + } BIT; + } SARL1; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char SVA:2; + unsigned char FS:1; + } BIT; + } SARU1; + union { + unsigned char BYTE; + struct { + unsigned char SVA:7; + unsigned char SVA0:1; + } BIT; + } SARL2; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char SVA:2; + unsigned char FS:1; + } BIT; + } SARU2; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char BRL:5; + } BIT; + } ICBRL; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char BRH:5; + } BIT; + } ICBRH; + unsigned char ICDRT; + unsigned char ICDRR; +}; + +struct st_rspi { + union { + unsigned char BYTE; + struct { + unsigned char SPRIE:1; + unsigned char SPE:1; + unsigned char SPTIE:1; + unsigned char SPEIE:1; + unsigned char MSTR:1; + unsigned char MODFEN:1; + unsigned char TXMD:1; + unsigned char SPMS:1; + } BIT; + } SPCR; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char SSL3P:1; + unsigned char SSL2P:1; + unsigned char SSL1P:1; + unsigned char SSL0P:1; + } BIT; + } SSLP; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char MOIFE:1; + unsigned char MOIFV:1; + unsigned char :2; + unsigned char SPLP2:1; + unsigned char SPLP:1; + } BIT; + } SPPCR; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char PERF:1; + unsigned char MODF:1; + unsigned char IDLNF:1; + unsigned char OVRF:1; + } BIT; + } SPSR; + union { + unsigned long LONG; + struct { + unsigned short H; + } WORD; + } SPDR; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char SPSLN:3; + } BIT; + } SPSCR; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char SPECM:3; + unsigned char :1; + unsigned char SPCP:3; + } BIT; + } SPSSR; + unsigned char SPBR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char SPLW:1; + unsigned char SPRDTD:1; + unsigned char :2; + unsigned char SPFC:2; + } BIT; + } SPDCR; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char SCKDL:3; + } BIT; + } SPCKD; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char SLNDL:3; + } BIT; + } SSLND; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char SPNDL:3; + } BIT; + } SPND; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char PTE:1; + unsigned char SPIIE:1; + unsigned char SPOE:1; + unsigned char SPPE:1; + } BIT; + } SPCR2; + union { + unsigned short WORD; + struct { + unsigned short SCKDEN:1; + unsigned short SLNDEN:1; + unsigned short SPNDEN:1; + unsigned short LSBF:1; + unsigned short SPB:4; + unsigned short SSLKP:1; + unsigned short SSLA:3; + unsigned short BRDV:2; + unsigned short CPOL:1; + unsigned short CPHA:1; + } BIT; + } SPCMD0; + union { + unsigned short WORD; + struct { + unsigned short SCKDEN:1; + unsigned short SLNDEN:1; + unsigned short SPNDEN:1; + unsigned short LSBF:1; + unsigned short SPB:4; + unsigned short SSLKP:1; + unsigned short SSLA:3; + unsigned short BRDV:2; + unsigned short CPOL:1; + unsigned short CPHA:1; + } BIT; + } SPCMD1; + union { + unsigned short WORD; + struct { + unsigned short SCKDEN:1; + unsigned short SLNDEN:1; + unsigned short SPNDEN:1; + unsigned short LSBF:1; + unsigned short SPB:4; + unsigned short SSLKP:1; + unsigned short SSLA:3; + unsigned short BRDV:2; + unsigned short CPOL:1; + unsigned short CPHA:1; + } BIT; + } SPCMD2; + union { + unsigned short WORD; + struct { + unsigned short SCKDEN:1; + unsigned short SLNDEN:1; + unsigned short SPNDEN:1; + unsigned short LSBF:1; + unsigned short SPB:4; + unsigned short SSLKP:1; + unsigned short SSLA:3; + unsigned short BRDV:2; + unsigned short CPOL:1; + unsigned short CPHA:1; + } BIT; + } SPCMD3; + union { + unsigned short WORD; + struct { + unsigned short SCKDEN:1; + unsigned short SLNDEN:1; + unsigned short SPNDEN:1; + unsigned short LSBF:1; + unsigned short SPB:4; + unsigned short SSLKP:1; + unsigned short SSLA:3; + unsigned short BRDV:2; + unsigned short CPOL:1; + unsigned short CPHA:1; + } BIT; + } SPCMD4; + union { + unsigned short WORD; + struct { + unsigned short SCKDEN:1; + unsigned short SLNDEN:1; + unsigned short SPNDEN:1; + unsigned short LSBF:1; + unsigned short SPB:4; + unsigned short SSLKP:1; + unsigned short SSLA:3; + unsigned short BRDV:2; + unsigned short CPOL:1; + unsigned short CPHA:1; + } BIT; + } SPCMD5; + union { + unsigned short WORD; + struct { + unsigned short SCKDEN:1; + unsigned short SLNDEN:1; + unsigned short SPNDEN:1; + unsigned short LSBF:1; + unsigned short SPB:4; + unsigned short SSLKP:1; + unsigned short SSLA:3; + unsigned short BRDV:2; + unsigned short CPOL:1; + unsigned short CPHA:1; + } BIT; + } SPCMD6; + union { + unsigned short WORD; + struct { + unsigned short SCKDEN:1; + unsigned short SLNDEN:1; + unsigned short SPNDEN:1; + unsigned short LSBF:1; + unsigned short SPB:4; + unsigned short SSLKP:1; + unsigned short SSLA:3; + unsigned short BRDV:2; + unsigned short CPOL:1; + unsigned short CPHA:1; + } BIT; + } SPCMD7; +}; + +struct st_rtc { + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char F1HZ:1; + unsigned char F2HZ:1; + unsigned char F4HZ:1; + unsigned char F8HZ:1; + unsigned char F16HZ:1; + unsigned char F32HZ:1; + unsigned char F64HZ:1; + } BIT; + } R64CNT; + char wk0[1]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char SEC10:3; + unsigned char SEC1:4; + } BIT; + } RSECCNT; + char wk1[1]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char MIN10:3; + unsigned char MIN1:4; + } BIT; + } RMINCNT; + char wk2[1]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char PM:1; + unsigned char HR10:2; + unsigned char HR1:4; + } BIT; + } RHRCNT; + char wk3[1]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char DAYW:3; + } BIT; + } RWKCNT; + char wk4[1]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char DATE10:2; + unsigned char DATE1:4; + } BIT; + } RDAYCNT; + char wk5[1]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char MON10:1; + unsigned char MON1:4; + } BIT; + } RMONCNT; + char wk6[1]; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short YR10:4; + unsigned short YR1:4; + } BIT; + } RYRCNT; + union { + unsigned char BYTE; + struct { + unsigned char ENB:1; + unsigned char SEC10:3; + unsigned char SEC1:4; + } BIT; + } RSECAR; + char wk7[1]; + union { + unsigned char BYTE; + struct { + unsigned char ENB:1; + unsigned char MIN10:3; + unsigned char MIN1:4; + } BIT; + } RMINAR; + char wk8[1]; + union { + unsigned char BYTE; + struct { + unsigned char ENB:1; + unsigned char PM:1; + unsigned char HR10:2; + unsigned char HR1:4; + } BIT; + } RHRAR; + char wk9[1]; + union { + unsigned char BYTE; + struct { + unsigned char ENB:1; + unsigned char :4; + unsigned char DAYW:3; + } BIT; + } RWKAR; + char wk10[1]; + union { + unsigned char BYTE; + struct { + unsigned char ENB:1; + unsigned char :1; + unsigned char DATE10:2; + unsigned char DATE1:4; + } BIT; + } RDAYAR; + char wk11[1]; + union { + unsigned char BYTE; + struct { + unsigned char ENB:1; + unsigned char :2; + unsigned char MON10:1; + unsigned char MON1:4; + } BIT; + } RMONAR; + char wk12[1]; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short YR10:4; + unsigned short YR1:4; + } BIT; + } RYRAR; + union { + unsigned char BYTE; + struct { + unsigned char ENB:1; + } BIT; + } RYRAREN; + char wk13[3]; + union { + unsigned char BYTE; + struct { + unsigned char PES:4; + unsigned char RTCOS:1; + unsigned char PIE:1; + unsigned char CIE:1; + unsigned char AIE:1; + } BIT; + } RCR1; + char wk14[1]; + union { + unsigned char BYTE; + struct { + unsigned char CNTMD:1; + unsigned char HR24:1; + unsigned char AADJP:1; + unsigned char AADJE:1; + unsigned char RTCOE:1; + unsigned char ADJ30:1; + unsigned char RESET:1; + unsigned char START:1; + } BIT; + } RCR2; + char wk15[1]; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char RTCDV:3; + unsigned char RTCEN:1; + } BIT; + } RCR3; + char wk16[7]; + union { + unsigned char BYTE; + struct { + unsigned char PMADJ:2; + unsigned char ADJ:6; + } BIT; + } RADJ; +}; + +struct st_rtcb { + union { + unsigned char BYTE; + struct { + unsigned char BCNT:8; + } BIT; + } BCNT0; + char wk0[1]; + union { + unsigned char BYTE; + struct { + unsigned char BCNT:8; + } BIT; + } BCNT1; + char wk1[1]; + union { + unsigned char BYTE; + struct { + unsigned char BCNT:8; + } BIT; + } BCNT2; + char wk2[1]; + union { + unsigned char BYTE; + struct { + unsigned char BCNT:8; + } BIT; + } BCNT3; + char wk3[7]; + union { + unsigned char BYTE; + struct { + unsigned char BCNTAR:8; + } BIT; + } BCNT0AR; + char wk4[1]; + union { + unsigned char BYTE; + struct { + unsigned char BCNTAR:8; + } BIT; + } BCNT1AR; + char wk5[1]; + union { + unsigned char BYTE; + struct { + unsigned char BCNTAR:8; + } BIT; + } BCNT2AR; + char wk6[1]; + union { + unsigned char BYTE; + struct { + unsigned char BCNTAR:8; + } BIT; + } BCNT3AR; + char wk7[1]; + union { + unsigned char BYTE; + struct { + unsigned char ENB:8; + } BIT; + } BCNT0AER; + char wk8[1]; + union { + unsigned char BYTE; + struct { + unsigned char ENB:8; + } BIT; + } BCNT1AER; + char wk9[1]; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short ENB:8; + } BIT; + } BCNT2AER; + union { + unsigned char BYTE; + struct { + unsigned char ENB:8; + } BIT; + } BCNT3AER; +}; + +struct st_s12ad { + union { + unsigned short WORD; + struct { + unsigned short ADST:1; + unsigned short ADCS:2; + unsigned short ADIE:1; + unsigned short :1; + unsigned short ADHSC:1; + unsigned short TRGE:1; + unsigned short EXTRG:1; + unsigned short DBLE:1; + unsigned short GBADIE:1; + unsigned short :1; + unsigned short DBLANS:5; + } BIT; + } ADCSR; + char wk0[2]; + union { + unsigned short WORD; +// struct { +// unsigned short ANSA:16; +// } BIT; + } ADANSA; + union { + unsigned short WORD; +// struct { +// unsigned short :10; +// unsigned short ANSA1:1; +// } BIT; + } ADANSA1; + union { + unsigned short WORD; +// struct { +// unsigned short ADS:16; +// } BIT; + } ADADS; + union { + unsigned short WORD; +// struct { +// unsigned short :10; +// unsigned short ADS1:1; +// } BIT; + } ADADS1; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char ADC:2; + } BIT; + } ADADC; + char wk1[1]; + union { + unsigned short WORD; + struct { + unsigned short ADRFMT:1; + unsigned short :9; + unsigned short ACE:1; + } BIT; + } ADCER; + union { + unsigned short WORD; + struct { + unsigned short :4; + unsigned short TRSA:4; + unsigned short :4; + unsigned short TRSB:4; + } BIT; + } ADSTRGR; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short OCS:1; + unsigned short TSS:1; + unsigned short :6; + unsigned short OCSAD:1; + unsigned short TSSAD:1; + } BIT; + } ADEXICR; + union { + unsigned short WORD; +// struct { +// unsigned short ANSB:16; +// } BIT; + } ADANSB; + union { + unsigned short WORD; +// struct { +// unsigned short :10; +// unsigned short ANSB1:1; +// } BIT; + } ADANSB1; + unsigned short ADDBLDR; + unsigned short ADTSDR; + unsigned short ADOCDR; + char wk2[2]; + unsigned short ADDR0; + unsigned short ADDR1; + unsigned short ADDR2; + unsigned short ADDR3; + unsigned short ADDR4; + unsigned short ADDR5; + unsigned short ADDR6; + unsigned short ADDR7; + unsigned short ADDR8; + unsigned short ADDR9; + unsigned short ADDR10; + unsigned short ADDR11; + unsigned short ADDR12; + unsigned short ADDR13; + unsigned short ADDR14; + unsigned short ADDR15; + char wk3[10]; + unsigned short ADDR21; + char wk4[20]; + unsigned char ADSSTR0; + unsigned char ADSSTRL; + char wk5[14]; + unsigned char ADSSTRT; + unsigned char ADSSTRO; + char wk6[1]; + unsigned char ADSSTR1; + unsigned char ADSSTR2; + unsigned char ADSSTR3; + unsigned char ADSSTR4; + unsigned char ADSSTR5; + unsigned char ADSSTR6; + unsigned char ADSSTR7; + char wk7[2]; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char OCSVSEL:1; + unsigned char HVREFDIS:1; + } BIT; + } ADHVREFCNT; + char wk8[3]; + unsigned char ADSSTR21; +}; + +struct st_sci0 { + union { + unsigned char BYTE; + struct { + unsigned char CM:1; + unsigned char CHR:1; + unsigned char PE:1; + unsigned char PM:1; + unsigned char STOP:1; + unsigned char MP:1; + unsigned char CKS:2; + } BIT; + } SMR; + unsigned char BRR; + union { + unsigned char BYTE; + struct { + unsigned char TIE:1; + unsigned char RIE:1; + unsigned char TE:1; + unsigned char RE:1; + unsigned char MPIE:1; + unsigned char TEIE:1; + unsigned char CKE:2; + } BIT; + } SCR; + unsigned char TDR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char ORER:1; + unsigned char FER:1; + unsigned char PER:1; + unsigned char TEND:1; + unsigned char MPB:1; + unsigned char MPBT:1; + } BIT; + } SSR; + unsigned char RDR; + union { + unsigned char BYTE; + struct { + unsigned char BCP2:1; + unsigned char :3; + unsigned char SDIR:1; + unsigned char SINV:1; + unsigned char :1; + unsigned char SMIF:1; + } BIT; + } SCMR; + union { + unsigned char BYTE; + struct { + unsigned char RXDESEL:1; + unsigned char :1; + unsigned char NFEN:1; + unsigned char ABCS:1; + unsigned char :3; + unsigned char ACS0:1; + } BIT; + } SEMR; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char NFCS:3; + } BIT; + } SNFR; + union { + unsigned char BYTE; + struct { + unsigned char IICDL:5; + unsigned char :2; + unsigned char IICM:1; + } BIT; + } SIMR1; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char IICACKT:1; + unsigned char :3; + unsigned char IICCSC:1; + unsigned char IICINTM:1; + } BIT; + } SIMR2; + union { + unsigned char BYTE; + struct { + unsigned char IICSCLS:2; + unsigned char IICSDAS:2; + unsigned char IICSTIF:1; + unsigned char IICSTPREQ:1; + unsigned char IICRSTAREQ:1; + unsigned char IICSTAREQ:1; + } BIT; + } SIMR3; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char IICACKR:1; + } BIT; + } SISR; + union { + unsigned char BYTE; + struct { + unsigned char CKPH:1; + unsigned char CKPOL:1; + unsigned char :1; + unsigned char MFF:1; + unsigned char :1; + unsigned char MSS:1; + unsigned char CTSE:1; + unsigned char SSE:1; + } BIT; + } SPMR; +}; + +struct st_sci12 { + union { + unsigned char BYTE; + struct { + unsigned char CM:1; + unsigned char CHR:1; + unsigned char PE:1; + unsigned char PM:1; + unsigned char STOP:1; + unsigned char MP:1; + unsigned char CKS:2; + } BIT; + } SMR; + unsigned char BRR; + union { + unsigned char BYTE; + struct { + unsigned char TIE:1; + unsigned char RIE:1; + unsigned char TE:1; + unsigned char RE:1; + unsigned char MPIE:1; + unsigned char TEIE:1; + unsigned char CKE:2; + } BIT; + } SCR; + unsigned char TDR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char ORER:1; + unsigned char FER:1; + unsigned char PER:1; + unsigned char TEND:1; + unsigned char MPB:1; + unsigned char MPBT:1; + } BIT; + } SSR; + unsigned char RDR; + union { + unsigned char BYTE; + struct { + unsigned char BCP2:1; + unsigned char :3; + unsigned char SDIR:1; + unsigned char SINV:1; + unsigned char :1; + unsigned char SMIF:1; + } BIT; + } SCMR; + union { + unsigned char BYTE; + struct { + unsigned char RXDESEL:1; + unsigned char :1; + unsigned char NFEN:1; + unsigned char ABCS:1; + unsigned char :3; + unsigned char ACS0:1; + } BIT; + } SEMR; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char NFCS:3; + } BIT; + } SNFR; + union { + unsigned char BYTE; + struct { + unsigned char IICDL:5; + unsigned char :2; + unsigned char IICM:1; + } BIT; + } SIMR1; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char IICACKT:1; + unsigned char :3; + unsigned char IICCSC:1; + unsigned char IICINTM:1; + } BIT; + } SIMR2; + union { + unsigned char BYTE; + struct { + unsigned char IICSCLS:2; + unsigned char IICSDAS:2; + unsigned char IICSTIF:1; + unsigned char IICSTPREQ:1; + unsigned char IICRSTAREQ:1; + unsigned char IICSTAREQ:1; + } BIT; + } SIMR3; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char IICACKR:1; + } BIT; + } SISR; + union { + unsigned char BYTE; + struct { + unsigned char CKPH:1; + unsigned char CKPOL:1; + unsigned char :1; + unsigned char MFF:1; + unsigned char :1; + unsigned char MSS:1; + unsigned char CTSE:1; + unsigned char SSE:1; + } BIT; + } SPMR; + char wk0[18]; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char ESME:1; + } BIT; + } ESMER; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char BRME:1; + unsigned char RXDSF:1; + unsigned char SFSF:1; + } BIT; + } CR0; + union { + unsigned char BYTE; + struct { + unsigned char PIBS:3; + unsigned char PIBE:1; + unsigned char CF1DS:2; + unsigned char CF0RE:1; + unsigned char BFE:1; + } BIT; + } CR1; + union { + unsigned char BYTE; + struct { + unsigned char RTS:2; + unsigned char BCCS:2; + unsigned char :1; + unsigned char DFCS:3; + } BIT; + } CR2; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char SDST:1; + } BIT; + } CR3; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char SHARPS:1; + unsigned char :2; + unsigned char RXDXPS:1; + unsigned char TXDXPS:1; + } BIT; + } PCR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char AEDIE:1; + unsigned char BCDIE:1; + unsigned char PIBDIE:1; + unsigned char CF1MIE:1; + unsigned char CF0MIE:1; + unsigned char BFDIE:1; + } BIT; + } ICR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char AEDF:1; + unsigned char BCDF:1; + unsigned char PIBDF:1; + unsigned char CF1MF:1; + unsigned char CF0MF:1; + unsigned char BFDF:1; + } BIT; + } STR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char AEDCL:1; + unsigned char BCDCL:1; + unsigned char PIBDCL:1; + unsigned char CF1MCL:1; + unsigned char CF0MCL:1; + unsigned char BFDCL:1; + } BIT; + } STCR; + unsigned char CF0DR; + union { + unsigned char BYTE; + struct { + unsigned char CF0CE7:1; + unsigned char CF0CE6:1; + unsigned char CF0CE5:1; + unsigned char CF0CE4:1; + unsigned char CF0CE3:1; + unsigned char CF0CE2:1; + unsigned char CF0CE1:1; + unsigned char CF0CE0:1; + } BIT; + } CF0CR; + unsigned char CF0RR; + unsigned char PCF1DR; + unsigned char SCF1DR; + union { + unsigned char BYTE; + struct { + unsigned char CF1CE7:1; + unsigned char CF1CE6:1; + unsigned char CF1CE5:1; + unsigned char CF1CE4:1; + unsigned char CF1CE3:1; + unsigned char CF1CE2:1; + unsigned char CF1CE1:1; + unsigned char CF1CE0:1; + } BIT; + } CF1CR; + unsigned char CF1RR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char TCST:1; + } BIT; + } TCR; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char TCSS:3; + unsigned char TWRC:1; + unsigned char :1; + unsigned char TOMS:2; + } BIT; + } TMR; + unsigned char TPRE; + unsigned char TCNT; +}; + +struct st_smci { + union { + unsigned char BYTE; + struct { + unsigned char GM:1; + unsigned char BLK:1; + unsigned char PE:1; + unsigned char PM:1; + unsigned char BCP:2; + unsigned char CKS:2; + } BIT; + } SMR; + unsigned char BRR; + union { + unsigned char BYTE; + struct { + unsigned char TIE:1; + unsigned char RIE:1; + unsigned char TE:1; + unsigned char RE:1; + unsigned char MPIE:1; + unsigned char TEIE:1; + unsigned char CKE:2; + } BIT; + } SCR; + unsigned char TDR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char ORER:1; + unsigned char ERS:1; + unsigned char PER:1; + unsigned char TEND:1; + unsigned char MPB:1; + unsigned char MPBT:1; + } BIT; + } SSR; + unsigned char RDR; + union { + unsigned char BYTE; + struct { + unsigned char BCP2:1; + unsigned char :3; + unsigned char SDIR:1; + unsigned char SINV:1; + unsigned char :1; + unsigned char SMIF:1; + } BIT; + } SCMR; +}; + +struct st_ssi { + union { + unsigned long LONG; + struct { + unsigned long :1; + unsigned long CKS:1; + unsigned long TUIEN:1; + unsigned long TOIEN:1; + unsigned long RUIEN:1; + unsigned long ROIEN:1; + unsigned long IIEN:1; + unsigned long :1; + unsigned long CHNL:2; + unsigned long DWL:3; + unsigned long SWL:3; + unsigned long SCKD:1; + unsigned long SWSD:1; + unsigned long SCKP:1; + unsigned long SWSP:1; + unsigned long SPDP:1; + unsigned long SDTA:1; + unsigned long PDTA:1; + unsigned long DEL:1; + unsigned long CKDV:4; + unsigned long MUEN:1; + unsigned long :1; + unsigned long TEN:1; + unsigned long REN:1; + } BIT; + } SSICR; + union { + unsigned long LONG; + struct { + unsigned long :2; + unsigned long TUIRQ:1; + unsigned long TOIRQ:1; + unsigned long RUIRQ:1; + unsigned long ROIRQ:1; + unsigned long IIRQ:1; + unsigned long :18; + unsigned long TCHNO:2; + unsigned long TSWNO:1; + unsigned long RCHNO:2; + unsigned long RSWNO:1; + unsigned long IDST:1; + } BIT; + } SSISR; + char wk0[8]; + union { + unsigned long LONG; + struct { + unsigned long AUCKE:1; + unsigned long :14; + unsigned long SSIRST:1; + unsigned long :8; + unsigned long TTRG:2; + unsigned long RTRG:2; + unsigned long TIE:1; + unsigned long RIE:1; + unsigned long TFRST:1; + unsigned long RFRST:1; + } BIT; + } SSIFCR; + union { + unsigned long LONG; + struct { + unsigned long :4; + unsigned long TDC:4; + unsigned long :7; + unsigned long TDE:1; + unsigned long :4; + unsigned long RDC:4; + unsigned long :7; + unsigned long RDF:1; + } BIT; + } SSIFSR; + unsigned long SSIFTDR; + unsigned long SSIFRDR; + union { + unsigned long LONG; + struct { + unsigned long :23; + unsigned long CONT:1; + } BIT; + } SSITDMR; +}; + +struct st_system { + union { + unsigned short WORD; + struct { + unsigned short :15; + unsigned short MD:1; + } BIT; + } MDMONR; + char wk0[6]; + union { + unsigned short WORD; + struct { + unsigned short :15; + unsigned short RAME:1; + } BIT; + } SYSCR1; + char wk1[2]; + union { + unsigned short WORD; + struct { + unsigned short SSBY:1; + } BIT; + } SBYCR; + char wk2[2]; + union { + unsigned long LONG; + struct { + unsigned long :3; + unsigned long MSTPA28:1; + unsigned long :9; + unsigned long MSTPA18:1; + unsigned long MSTPA17:1; + unsigned long :1; + unsigned long MSTPA15:1; + unsigned long MSTPA14:1; + unsigned long :4; + unsigned long MSTPA9:1; + unsigned long :3; + unsigned long MSTPA5:1; + unsigned long MSTPA4:1; + } BIT; + } MSTPCRA; + union { + unsigned long LONG; + struct { + unsigned long MSTPB31:1; + unsigned long MSTPB30:1; + unsigned long MSTPB29:1; + unsigned long :2; + unsigned long MSTPB26:1; + unsigned long MSTPB25:1; + unsigned long :1; + unsigned long MSTPB23:1; + unsigned long :1; + unsigned long MSTPB21:1; + unsigned long :1; + unsigned long MSTPB19:1; + unsigned long :1; + unsigned long MSTPB17:1; + unsigned long :6; + unsigned long MSTPB10:1; + unsigned long MSTPB9:1; + unsigned long :2; + unsigned long MSTPB6:1; + unsigned long :1; + unsigned long MSTPB4:1; + } BIT; + } MSTPCRB; + union { + unsigned long LONG; + struct { + unsigned long DSLPE:1; + unsigned long :3; + unsigned long MSTPC27:1; + unsigned long MSTPC26:1; + unsigned long :5; + unsigned long MSTPC20:1; + unsigned long MSTPC19:1; + unsigned long :18; + unsigned long MSTPC0:1; + } BIT; + } MSTPCRC; + union { + unsigned long LONG; + struct { + unsigned long :16; + unsigned long MSTPD15:1; + unsigned long :3; + unsigned long MSTPD11:1; + unsigned long MSTPD10:1; + } BIT; + } MSTPCRD; + union { + unsigned long LONG; + struct { + unsigned long FCK:4; + unsigned long ICK:4; + unsigned long :12; + unsigned long PCKB:4; + unsigned long :4; + unsigned long PCKD:4; + } BIT; + } SCKCR; + char wk3[2]; + union { + unsigned short WORD; + struct { + unsigned short :5; + unsigned short CKSEL:3; + } BIT; + } SCKCR3; + union { + unsigned short WORD; + struct { + unsigned short :2; + unsigned short STC:6; + unsigned short :6; + unsigned short PLIDIV:2; + } BIT; + } PLLCR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char PLLEN:1; + } BIT; + } PLLCR2; + char wk4[1]; + union { + unsigned short WORD; + struct { + unsigned short :2; + unsigned short USTC:6; + unsigned short :3; + unsigned short UCKUPLLSEL:1; + unsigned short :2; + unsigned short UPLIDIV:2; + } BIT; + } UPLLCR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char UPLLEN:1; + } BIT; + } UPLLCR2; + char wk5[3]; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char MOSTP:1; + } BIT; + } MOSCCR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char SOSTP:1; + } BIT; + } SOSCCR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char LCSTP:1; + } BIT; + } LOCOCR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char ILCSTP:1; + } BIT; + } ILOCOCR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char HCSTP:1; + } BIT; + } HOCOCR; + char wk6[5]; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char UPLOVF:1; + unsigned char :1; + unsigned char HCOVF:1; + unsigned char PLOVF:1; + unsigned char :1; + unsigned char MOOVF:1; + } BIT; + } OSCOVFSR; + char wk7[1]; + union { + unsigned short WORD; + struct { + unsigned short CKOSTP:1; + unsigned short CKODIV:3; + unsigned short :1; + unsigned short CKOSEL:3; + } BIT; + } CKOCR; + union { + unsigned char BYTE; + struct { + unsigned char OSTDE:1; + unsigned char :6; + unsigned char OSTDIE:1; + } BIT; + } OSTDCR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char OSTDF:1; + } BIT; + } OSTDSR; + char wk8[14]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char LCDSCLKSEL:3; + } BIT; + } LCDSCLKCR; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char LCDSCLKSTP:1; + } BIT; + } LCDSCLKCR2; + char wk9[78]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char OPCMTSF:1; + unsigned char :1; + unsigned char OPCM:3; + } BIT; + } OPCCR; + union { + unsigned char BYTE; + struct { + unsigned char RSTCKEN:1; + unsigned char :4; + unsigned char RSTCKSEL:3; + } BIT; + } RSTCKCR; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char MSTS:5; + } BIT; + } MOSCWTCR; + char wk10[2]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char HSTS:5; + } BIT; + } HOCOWTCR; + char wk11[4]; + union { + unsigned char BYTE; + struct { + unsigned char :3; + unsigned char SOPCMTSF:1; + unsigned char :3; + unsigned char SOPCM:1; + } BIT; + } SOPCCR; + char wk12[21]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char SWRF:1; + unsigned char :1; + unsigned char IWDTRF:1; + } BIT; + } RSTSR2; + char wk13[1]; + unsigned short SWRR; + char wk14[28]; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char LVD1IRQSEL:1; + unsigned char LVD1IDTSEL:2; + } BIT; + } LVD1CR1; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char LVD1MON:1; + unsigned char LVD1DET:1; + } BIT; + } LVD1SR; + union { + unsigned char BYTE; + struct { + unsigned char :5; + unsigned char LVD2IRQSEL:1; + unsigned char LVD2IDTSEL:2; + } BIT; + } LVD2CR1; + union { + unsigned char BYTE; + struct { + unsigned char :6; + unsigned char LVD2MON:1; + unsigned char LVD2DET:1; + } BIT; + } LVD2SR; + char wk15[794]; + union { + unsigned short WORD; + struct { + unsigned short PRKEY:8; + unsigned short :4; + unsigned short PRC3:1; + unsigned short PRC2:1; + unsigned short PRC1:1; + unsigned short PRC0:1; + } BIT; + } PRCR; + char wk16[48784]; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char LVD2RF:1; + unsigned char LVD1RF:1; + unsigned char :1; + unsigned char PORF:1; + } BIT; + } RSTSR0; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char CWSF:1; + } BIT; + } RSTSR1; + char wk17[1]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char MOSEL:1; + unsigned char MODRV21:1; + } BIT; + } MOFCR; + char wk18[3]; + union { + unsigned char BYTE; + struct { + unsigned char :1; + unsigned char LVD2E:1; + unsigned char LVD1E:1; + unsigned char :1; + unsigned char EXVCCINP2:1; + } BIT; + } LVCMPCR; + union { + unsigned char BYTE; + struct { + unsigned char :2; + unsigned char LVD2LVL:2; + unsigned char LVD1LVL:4; + } BIT; + } LVDLVLR; + char wk19[1]; + union { + unsigned char BYTE; + struct { + unsigned char LVD1RN:1; + unsigned char LVD1RI:1; + unsigned char :3; + unsigned char LVD1CMPE:1; + unsigned char :1; + unsigned char LVD1RIE:1; + } BIT; + } LVD1CR0; + union { + unsigned char BYTE; + struct { + unsigned char LVD2RN:1; + unsigned char LVD2RI:1; + unsigned char :3; + unsigned char LVD2CMPE:1; + unsigned char :1; + unsigned char LVD2RIE:1; + } BIT; + } LVD2CR0; +}; + +struct st_temps { + unsigned char TSCDRL; + unsigned char TSCDRH; +}; + +struct st_tmr0 { + union { + unsigned char BYTE; + struct { + unsigned char CMIEB:1; + unsigned char CMIEA:1; + unsigned char OVIE:1; + unsigned char CCLR:2; + } BIT; + } TCR; + char wk0[1]; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char OSB:2; + unsigned char OSA:2; + } BIT; + } TCSR; + char wk1[1]; + unsigned char TCORA; + char wk2[1]; + unsigned char TCORB; + char wk3[1]; + unsigned char TCNT; + char wk4[1]; + union { + unsigned char BYTE; + struct { + unsigned char TMRIS:1; + unsigned char :2; + unsigned char CSS:2; + unsigned char CKS:3; + } BIT; + } TCCR; + char wk5[1]; + union { + unsigned char BYTE; + struct { + unsigned char :7; + unsigned char TCS:1; + } BIT; + } TCSTR; +}; + +struct st_tmr1 { + union { + unsigned char BYTE; + struct { + unsigned char CMIEB:1; + unsigned char CMIEA:1; + unsigned char OVIE:1; + unsigned char CCLR:2; + } BIT; + } TCR; + char wk0[1]; + union { + unsigned char BYTE; + struct { + unsigned char :4; + unsigned char OSB:2; + unsigned char OSA:2; + } BIT; + } TCSR; + char wk1[1]; + unsigned char TCORA; + char wk2[1]; + unsigned char TCORB; + char wk3[1]; + unsigned char TCNT; + char wk4[1]; + union { + unsigned char BYTE; + struct { + unsigned char TMRIS:1; + unsigned char :2; + unsigned char CSS:2; + unsigned char CKS:3; + } BIT; + } TCCR; +}; + +struct st_tmr01 { + unsigned short TCORA; + unsigned short TCORB; + unsigned short TCNT; + unsigned short TCCR; +}; + +struct st_usb0 { + union { + unsigned short WORD; + struct { + unsigned short :5; + unsigned short SCKE:1; + unsigned short :1; + unsigned short CNEN:1; + unsigned short :1; + unsigned short DCFM:1; + unsigned short DRPD:1; + unsigned short DPRPU:1; + unsigned short DMRPU:1; + unsigned short :2; + unsigned short USBE:1; + } BIT; + } SYSCFG; + char wk0[2]; + union { + unsigned short WORD; + struct { + unsigned short OVCMON:2; + unsigned short :7; + unsigned short HTACT:1; + unsigned short :3; + unsigned short IDMON:1; + unsigned short LNST:2; + } BIT; + } SYSSTS0; + char wk1[2]; + union { + unsigned short WORD; + struct { + unsigned short :4; + unsigned short HNPBTOA:1; + unsigned short EXICEN:1; + unsigned short VBUSEN:1; + unsigned short WKUP:1; + unsigned short RWUPE:1; + unsigned short USBRST:1; + unsigned short RESUME:1; + unsigned short UACT:1; + unsigned short :1; + unsigned short RHST:3; + } BIT; + } DVSTCTR0; + char wk2[10]; + union { + unsigned short WORD; + struct { + unsigned char L; + unsigned char H; + } BYTE; + } CFIFO; + char wk3[2]; + union { + unsigned short WORD; + struct { + unsigned char L; + unsigned char H; + } BYTE; + } D0FIFO; + char wk4[2]; + union { + unsigned short WORD; + struct { + unsigned char L; + unsigned char H; + } BYTE; + } D1FIFO; + char wk5[2]; + union { + unsigned short WORD; + struct { + unsigned short RCNT:1; + unsigned short REW:1; + unsigned short :3; + unsigned short MBW:1; + unsigned short :1; + unsigned short BIGEND:1; + unsigned short :2; + unsigned short ISEL:1; + unsigned short :1; + unsigned short CURPIPE:4; + } BIT; + } CFIFOSEL; + union { + unsigned short WORD; + struct { + unsigned short BVAL:1; + unsigned short BCLR:1; + unsigned short FRDY:1; + unsigned short :4; + unsigned short DTLN:9; + } BIT; + } CFIFOCTR; + char wk6[4]; + union { + unsigned short WORD; + struct { + unsigned short RCNT:1; + unsigned short REW:1; + unsigned short DCLRM:1; + unsigned short DREQE:1; + unsigned short :1; + unsigned short MBW:1; + unsigned short :1; + unsigned short BIGEND:1; + unsigned short :4; + unsigned short CURPIPE:4; + } BIT; + } D0FIFOSEL; + union { + unsigned short WORD; + struct { + unsigned short BVAL:1; + unsigned short BCLR:1; + unsigned short FRDY:1; + unsigned short :4; + unsigned short DTLN:9; + } BIT; + } D0FIFOCTR; + union { + unsigned short WORD; + struct { + unsigned short RCNT:1; + unsigned short REW:1; + unsigned short DCLRM:1; + unsigned short DREQE:1; + unsigned short :1; + unsigned short MBW:1; + unsigned short :1; + unsigned short BIGEND:1; + unsigned short :4; + unsigned short CURPIPE:4; + } BIT; + } D1FIFOSEL; + union { + unsigned short WORD; + struct { + unsigned short BVAL:1; + unsigned short BCLR:1; + unsigned short FRDY:1; + unsigned short :4; + unsigned short DTLN:9; + } BIT; + } D1FIFOCTR; + union { + unsigned short WORD; + struct { + unsigned short VBSE:1; + unsigned short RSME:1; + unsigned short SOFE:1; + unsigned short DVSE:1; + unsigned short CTRE:1; + unsigned short BEMPE:1; + unsigned short NRDYE:1; + unsigned short BRDYE:1; + } BIT; + } INTENB0; + union { + unsigned short WORD; + struct { + unsigned short OVRCRE:1; + unsigned short BCHGE:1; + unsigned short :1; + unsigned short DTCHE:1; + unsigned short ATTCHE:1; + unsigned short :4; + unsigned short EOFERRE:1; + unsigned short SIGNE:1; + unsigned short SACKE:1; + unsigned short :3; + unsigned short PDDETINTE0:1; + } BIT; + } INTENB1; + char wk7[2]; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short PIPE9BRDYE:1; + unsigned short PIPE8BRDYE:1; + unsigned short PIPE7BRDYE:1; + unsigned short PIPE6BRDYE:1; + unsigned short PIPE5BRDYE:1; + unsigned short PIPE4BRDYE:1; + unsigned short PIPE3BRDYE:1; + unsigned short PIPE2BRDYE:1; + unsigned short PIPE1BRDYE:1; + unsigned short PIPE0BRDYE:1; + } BIT; + } BRDYENB; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short PIPE9NRDYE:1; + unsigned short PIPE8NRDYE:1; + unsigned short PIPE7NRDYE:1; + unsigned short PIPE6NRDYE:1; + unsigned short PIPE5NRDYE:1; + unsigned short PIPE4NRDYE:1; + unsigned short PIPE3NRDYE:1; + unsigned short PIPE2NRDYE:1; + unsigned short PIPE1NRDYE:1; + unsigned short PIPE0NRDYE:1; + } BIT; + } NRDYENB; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short PIPE9BEMPE:1; + unsigned short PIPE8BEMPE:1; + unsigned short PIPE7BEMPE:1; + unsigned short PIPE6BEMPE:1; + unsigned short PIPE5BEMPE:1; + unsigned short PIPE4BEMPE:1; + unsigned short PIPE3BEMPE:1; + unsigned short PIPE2BEMPE:1; + unsigned short PIPE1BEMPE:1; + unsigned short PIPE0BEMPE:1; + } BIT; + } BEMPENB; + union { + unsigned short WORD; + struct { + unsigned short :7; + unsigned short TRNENSEL:1; + unsigned short :1; + unsigned short BRDYM:1; + unsigned short :1; + unsigned short EDGESTS:1; + } BIT; + } SOFCFG; + char wk8[2]; + union { + unsigned short WORD; + struct { + unsigned short VBINT:1; + unsigned short RESM:1; + unsigned short SOFR:1; + unsigned short DVST:1; + unsigned short CTRT:1; + unsigned short BEMP:1; + unsigned short NRDY:1; + unsigned short BRDY:1; + unsigned short VBSTS:1; + unsigned short DVSQ:3; + unsigned short VALID:1; + unsigned short CTSQ:3; + } BIT; + } INTSTS0; + union { + unsigned short WORD; + struct { + unsigned short OVRCR:1; + unsigned short BCHG:1; + unsigned short :1; + unsigned short DTCH:1; + unsigned short ATTCH:1; + unsigned short :4; + unsigned short EOFERR:1; + unsigned short SIGN:1; + unsigned short SACK:1; + unsigned short :3; + unsigned short PDDETINT0:1; + } BIT; + } INTSTS1; + char wk9[2]; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short PIPE9BRDY:1; + unsigned short PIPE8BRDY:1; + unsigned short PIPE7BRDY:1; + unsigned short PIPE6BRDY:1; + unsigned short PIPE5BRDY:1; + unsigned short PIPE4BRDY:1; + unsigned short PIPE3BRDY:1; + unsigned short PIPE2BRDY:1; + unsigned short PIPE1BRDY:1; + unsigned short PIPE0BRDY:1; + } BIT; + } BRDYSTS; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short PIPE9NRDY:1; + unsigned short PIPE8NRDY:1; + unsigned short PIPE7NRDY:1; + unsigned short PIPE6NRDY:1; + unsigned short PIPE5NRDY:1; + unsigned short PIPE4NRDY:1; + unsigned short PIPE3NRDY:1; + unsigned short PIPE2NRDY:1; + unsigned short PIPE1NRDY:1; + unsigned short PIPE0NRDY:1; + } BIT; + } NRDYSTS; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short PIPE9BEMP:1; + unsigned short PIPE8BEMP:1; + unsigned short PIPE7BEMP:1; + unsigned short PIPE6BEMP:1; + unsigned short PIPE5BEMP:1; + unsigned short PIPE4BEMP:1; + unsigned short PIPE3BEMP:1; + unsigned short PIPE2BEMP:1; + unsigned short PIPE1BEMP:1; + unsigned short PIPE0BEMP:1; + } BIT; + } BEMPSTS; + union { + unsigned short WORD; + struct { + unsigned short OVRN:1; + unsigned short CRCE:1; + unsigned short :3; + unsigned short FRNM:11; + } BIT; + } FRMNUM; + char wk10[6]; + union { + unsigned short WORD; + struct { + unsigned short BREQUEST:8; + unsigned short BMREQUESTTYPE:8; + } BIT; + } USBREQ; + unsigned short USBVAL; + unsigned short USBINDX; + unsigned short USBLENG; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short SHTNAK:1; + unsigned short :2; + unsigned short DIR:1; + } BIT; + } DCPCFG; + union { + unsigned short WORD; + struct { + unsigned short DEVSEL:4; + unsigned short :5; + unsigned short MXPS:7; + } BIT; + } DCPMAXP; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short SUREQ:1; + unsigned short :2; + unsigned short SUREQCLR:1; + unsigned short :2; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :2; + unsigned short CCPL:1; + unsigned short PID:2; + } BIT; + } DCPCTR; + char wk11[2]; + union { + unsigned short WORD; + struct { + unsigned short :12; + unsigned short PIPESEL:4; + } BIT; + } PIPESEL; + char wk12[2]; + union { + unsigned short WORD; + struct { + unsigned short TYPE:2; + unsigned short :3; + unsigned short BFRE:1; + unsigned short DBLB:1; + unsigned short :1; + unsigned short SHTNAK:1; + unsigned short :2; + unsigned short DIR:1; + unsigned short EPNUM:4; + } BIT; + } PIPECFG; + char wk13[2]; + union { + unsigned short WORD; + struct { + unsigned short DEVSEL:4; + unsigned short :3; + unsigned short MXPS:9; + } BIT; + } PIPEMAXP; + union { + unsigned short WORD; + struct { + unsigned short :3; + unsigned short IFIS:1; + unsigned short :9; + unsigned short IITV:3; + } BIT; + } PIPEPERI; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short INBUFM:1; + unsigned short :3; + unsigned short ATREPM:1; + unsigned short ACLRM:1; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :3; + unsigned short PID:2; + } BIT; + } PIPE1CTR; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short INBUFM:1; + unsigned short :3; + unsigned short ATREPM:1; + unsigned short ACLRM:1; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :3; + unsigned short PID:2; + } BIT; + } PIPE2CTR; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short INBUFM:1; + unsigned short :3; + unsigned short ATREPM:1; + unsigned short ACLRM:1; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :3; + unsigned short PID:2; + } BIT; + } PIPE3CTR; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short INBUFM:1; + unsigned short :3; + unsigned short ATREPM:1; + unsigned short ACLRM:1; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :3; + unsigned short PID:2; + } BIT; + } PIPE4CTR; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short INBUFM:1; + unsigned short :3; + unsigned short ATREPM:1; + unsigned short ACLRM:1; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :3; + unsigned short PID:2; + } BIT; + } PIPE5CTR; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short :5; + unsigned short ACLRM:1; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :3; + unsigned short PID:2; + } BIT; + } PIPE6CTR; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short :5; + unsigned short ACLRM:1; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :3; + unsigned short PID:2; + } BIT; + } PIPE7CTR; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short :5; + unsigned short ACLRM:1; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :3; + unsigned short PID:2; + } BIT; + } PIPE8CTR; + union { + unsigned short WORD; + struct { + unsigned short BSTS:1; + unsigned short :5; + unsigned short ACLRM:1; + unsigned short SQCLR:1; + unsigned short SQSET:1; + unsigned short SQMON:1; + unsigned short PBUSY:1; + unsigned short :3; + unsigned short PID:2; + } BIT; + } PIPE9CTR; + char wk14[14]; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short TRENB:1; + unsigned short TRCLR:1; + } BIT; + } PIPE1TRE; + unsigned short PIPE1TRN; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short TRENB:1; + unsigned short TRCLR:1; + } BIT; + } PIPE2TRE; + unsigned short PIPE2TRN; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short TRENB:1; + unsigned short TRCLR:1; + } BIT; + } PIPE3TRE; + unsigned short PIPE3TRN; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short TRENB:1; + unsigned short TRCLR:1; + } BIT; + } PIPE4TRE; + unsigned short PIPE4TRN; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short TRENB:1; + unsigned short TRCLR:1; + } BIT; + } PIPE5TRE; + unsigned short PIPE5TRN; + char wk15[12]; + union { + unsigned short WORD; + struct { + unsigned short :6; + unsigned short PDDETSTS0:1; + unsigned short CHGDETSTS0:1; + unsigned short BATCHGE0:1; + unsigned short :1; + unsigned short VDMSRCE0:1; + unsigned short IDPSINKE0:1; + unsigned short VDPSRCE0:1; + unsigned short IDMSINKE0:1; + unsigned short IDPSRCE0:1; + unsigned short RPDME0:1; + } BIT; + } USBBCCTRL0; + char wk16[26]; + union { + unsigned short WORD; + struct { + unsigned short :15; + unsigned short VDDUSBE:1; + } BIT; + } USBMC; + char wk17[2]; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short USBSPD:2; + } BIT; + } DEVADD0; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short USBSPD:2; + } BIT; + } DEVADD1; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short USBSPD:2; + } BIT; + } DEVADD2; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short USBSPD:2; + } BIT; + } DEVADD3; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short USBSPD:2; + } BIT; + } DEVADD4; + union { + unsigned short WORD; + struct { + unsigned short :8; + unsigned short USBSPD:2; + } BIT; + } DEVADD5; +}; + +enum enum_ir { +IR_BSC_BUSERR=16,IR_ICU_SWINT=27, +IR_CMT0_CMI0, +IR_CMT1_CMI1, +IR_CMT2_CMI2, +IR_CMT3_CMI3, +IR_CAC_FERRF,IR_CAC_MENDF,IR_CAC_OVFF, +IR_USB0_D0FIFO0=36,IR_USB0_D1FIFO0,IR_USB0_USBI0, +IR_RSPI0_SPEI0=44,IR_RSPI0_SPRI0,IR_RSPI0_SPTI0,IR_RSPI0_SPII0, +IR_DOC_DOPCF=57, +IR_CMPB_CMPB0,IR_CMPB_CMPB1, +IR_CTSU_CTSUWR,IR_CTSU_CTSURD,IR_CTSU_CTSUFN, +IR_RTC_CUP, +IR_ICU_IRQ0,IR_ICU_IRQ1,IR_ICU_IRQ2,IR_ICU_IRQ3,IR_ICU_IRQ4,IR_ICU_IRQ5,IR_ICU_IRQ6,IR_ICU_IRQ7, +IR_LVD_LVD1=88,IR_LVD_LVD2, +IR_USB0_USBR0, +IR_RTC_ALM=92,IR_RTC_PRD, +IR_S12AD_S12ADI0=102,IR_S12AD_GBADI, +IR_ELC_ELSR18I=106, +IR_SSI0_SSIF0=108,IR_SSI0_SSIRXI0,IR_SSI0_SSITXI0, +IR_MTU0_TGIA0=114,IR_MTU0_TGIB0,IR_MTU0_TGIC0,IR_MTU0_TGID0,IR_MTU0_TCIV0,IR_MTU0_TGIE0,IR_MTU0_TGIF0, +IR_MTU1_TGIA1,IR_MTU1_TGIB1,IR_MTU1_TCIV1,IR_MTU1_TCIU1, +IR_MTU2_TGIA2,IR_MTU2_TGIB2,IR_MTU2_TCIV2,IR_MTU2_TCIU2, +IR_MTU3_TGIA3,IR_MTU3_TGIB3,IR_MTU3_TGIC3,IR_MTU3_TGID3,IR_MTU3_TCIV3, +IR_MTU4_TGIA4,IR_MTU4_TGIB4,IR_MTU4_TGIC4,IR_MTU4_TGID4,IR_MTU4_TCIV4, +IR_MTU5_TGIU5,IR_MTU5_TGIV5,IR_MTU5_TGIW5, +IR_POE_OEI1=170,IR_POE_OEI2, +IR_TMR0_CMIA0=174,IR_TMR0_CMIB0,IR_TMR0_OVI0, +IR_TMR1_CMIA1,IR_TMR1_CMIB1,IR_TMR1_OVI1, +IR_TMR2_CMIA2,IR_TMR2_CMIB2,IR_TMR2_OVI2, +IR_TMR3_CMIA3,IR_TMR3_CMIB3,IR_TMR3_OVI3, +IR_SCI2_ERI2,IR_SCI2_RXI2,IR_SCI2_TXI2,IR_SCI2_TEI2, +IR_SCI0_ERI0=214,IR_SCI0_RXI0,IR_SCI0_TXI0,IR_SCI0_TEI0, +IR_SCI1_ERI1,IR_SCI1_RXI1,IR_SCI1_TXI1,IR_SCI1_TEI1, +IR_SCI5_ERI5,IR_SCI5_RXI5,IR_SCI5_TXI5,IR_SCI5_TEI5, +IR_SCI6_ERI6,IR_SCI6_RXI6,IR_SCI6_TXI6,IR_SCI6_TEI6, +IR_SCI8_ERI8,IR_SCI8_RXI8,IR_SCI8_TXI8,IR_SCI8_TEI8, +IR_SCI9_ERI9,IR_SCI9_RXI9,IR_SCI9_TXI9,IR_SCI9_TEI9, +IR_SCI12_ERI12,IR_SCI12_RXI12,IR_SCI12_TXI12,IR_SCI12_TEI12,IR_SCI12_SCIX0,IR_SCI12_SCIX1,IR_SCI12_SCIX2,IR_SCI12_SCIX3, +IR_RIIC0_EEI0,IR_RIIC0_RXI0,IR_RIIC0_TXI0,IR_RIIC0_TEI0 +}; + +enum enum_dtce { +DTCE_ICU_SWINT=27, +DTCE_CMT0_CMI0, +DTCE_CMT1_CMI1, +DTCE_CMT2_CMI2, +DTCE_CMT3_CMI3, +DTCE_USB0_D0FIFO0=36,DTCE_USB0_D1FIFO0, +DTCE_RSPI0_SPRI0=45,DTCE_RSPI0_SPTI0, +DTCE_CMPB_CMPB0=58,DTCE_CMPB_CMPB1, +DTCE_CTSU_CTSUWR,DTCE_CTSU_CTSURD, +DTCE_ICU_IRQ0=64,DTCE_ICU_IRQ1,DTCE_ICU_IRQ2,DTCE_ICU_IRQ3,DTCE_ICU_IRQ4,DTCE_ICU_IRQ5,DTCE_ICU_IRQ6,DTCE_ICU_IRQ7, +DTCE_S12AD_S12ADI0=102,DTCE_S12AD_GBADI, +DTCE_ELC_ELSR18I=106, +DTCE_SSI0_SSIRXI0=109,DTCE_SSI0_SSITXI0, +DTCE_MTU0_TGIA0=114,DTCE_MTU0_TGIB0,DTCE_MTU0_TGIC0,DTCE_MTU0_TGID0, +DTCE_MTU1_TGIA1=121,DTCE_MTU1_TGIB1, +DTCE_MTU2_TGIA2=125,DTCE_MTU2_TGIB2, +DTCE_MTU3_TGIA3=129,DTCE_MTU3_TGIB3,DTCE_MTU3_TGIC3,DTCE_MTU3_TGID3, +DTCE_MTU4_TGIA4=134,DTCE_MTU4_TGIB4,DTCE_MTU4_TGIC4,DTCE_MTU4_TGID4,DTCE_MTU4_TCIV4, +DTCE_MTU5_TGIU5,DTCE_MTU5_TGIV5,DTCE_MTU5_TGIW5, +DTCE_TMR0_CMIA0=174,DTCE_TMR0_CMIB0, +DTCE_TMR1_CMIA1=177,DTCE_TMR1_CMIB1, +DTCE_TMR2_CMIA2=180,DTCE_TMR2_CMIB2, +DTCE_TMR3_CMIA3=183,DTCE_TMR3_CMIB3, +DTCE_SCI2_RXI2=187,DTCE_SCI2_TXI2, +DTCE_SCI0_RXI0=215,DTCE_SCI0_TXI0, +DTCE_SCI1_RXI1=219,DTCE_SCI1_TXI1, +DTCE_SCI5_RXI5=223,DTCE_SCI5_TXI5, +DTCE_SCI6_RXI6=227,DTCE_SCI6_TXI6, +DTCE_SCI8_RXI8=231,DTCE_SCI8_TXI8, +DTCE_SCI9_RXI9=235,DTCE_SCI9_TXI9, +DTCE_SCI12_RXI12=239,DTCE_SCI12_TXI12, +DTCE_RIIC0_RXI0=247,DTCE_RIIC0_TXI0 +}; + +enum enum_ier { +IER_BSC_BUSERR=0x02, +IER_ICU_SWINT=0x03, +IER_CMT0_CMI0=0x03, +IER_CMT1_CMI1=0x03, +IER_CMT2_CMI2=0x03, +IER_CMT3_CMI3=0x03, +IER_CAC_FERRF=0x04,IER_CAC_MENDF=0x04,IER_CAC_OVFF=0x04, +IER_USB0_D0FIFO0=0x04,IER_USB0_D1FIFO0=0x04,IER_USB0_USBI0=0x04, +IER_RSPI0_SPEI0=0x05,IER_RSPI0_SPRI0=0x05,IER_RSPI0_SPTI0=0x05,IER_RSPI0_SPII0=0x05, +IER_DOC_DOPCF=0x07, +IER_CMPB_CMPB0=0x07,IER_CMPB_CMPB1=0x07, +IER_CTSU_CTSUWR=0x07,IER_CTSU_CTSURD=0x07,IER_CTSU_CTSUFN=0x07, +IER_RTC_CUP=0x07, +IER_ICU_IRQ0=0x08,IER_ICU_IRQ1=0x08,IER_ICU_IRQ2=0x08,IER_ICU_IRQ3=0x08,IER_ICU_IRQ4=0x08,IER_ICU_IRQ5=0x08,IER_ICU_IRQ6=0x08,IER_ICU_IRQ7=0x08, +IER_LVD_LVD1=0x0B,IER_LVD_LVD2=0x0B, +IER_USB0_USBR0=0x0B, +IER_RTC_ALM=0x0B,IER_RTC_PRD=0x0B, +IER_S12AD_S12ADI0=0x0C,IER_S12AD_GBADI=0x0C, +IER_ELC_ELSR18I=0x0D, +IER_SSI0_SSIF0=0x0D,IER_SSI0_SSIRXI0=0x0D,IER_SSI0_SSITXI0=0x0D, +IER_MTU0_TGIA0=0x0E,IER_MTU0_TGIB0=0x0E,IER_MTU0_TGIC0=0x0E,IER_MTU0_TGID0=0x0E,IER_MTU0_TCIV0=0x0E,IER_MTU0_TGIE0=0x0E,IER_MTU0_TGIF0=0x0F, +IER_MTU1_TGIA1=0x0F,IER_MTU1_TGIB1=0x0F,IER_MTU1_TCIV1=0x0F,IER_MTU1_TCIU1=0x0F, +IER_MTU2_TGIA2=0x0F,IER_MTU2_TGIB2=0x0F,IER_MTU2_TCIV2=0x0F,IER_MTU2_TCIU2=0x10, +IER_MTU3_TGIA3=0x10,IER_MTU3_TGIB3=0x10,IER_MTU3_TGIC3=0x10,IER_MTU3_TGID3=0x10,IER_MTU3_TCIV3=0x10, +IER_MTU4_TGIA4=0x10,IER_MTU4_TGIB4=0x10,IER_MTU4_TGIC4=0x11,IER_MTU4_TGID4=0x11,IER_MTU4_TCIV4=0x11, +IER_MTU5_TGIU5=0x11,IER_MTU5_TGIV5=0x11,IER_MTU5_TGIW5=0x11, +IER_POE_OEI1=0x15,IER_POE_OEI2=0x15, +IER_TMR0_CMIA0=0x15,IER_TMR0_CMIB0=0x15,IER_TMR0_OVI0=0x16, +IER_TMR1_CMIA1=0x16,IER_TMR1_CMIB1=0x16,IER_TMR1_OVI1=0x16, +IER_TMR2_CMIA2=0x16,IER_TMR2_CMIB2=0x16,IER_TMR2_OVI2=0x16, +IER_TMR3_CMIA3=0x16,IER_TMR3_CMIB3=0x17,IER_TMR3_OVI3=0x17, +IER_SCI2_ERI2=0x17,IER_SCI2_RXI2=0x17,IER_SCI2_TXI2=0x17,IER_SCI2_TEI2=0x17, +IER_SCI0_ERI0=0x1A,IER_SCI0_RXI0=0x1A,IER_SCI0_TXI0=0x1B,IER_SCI0_TEI0=0x1B, +IER_SCI1_ERI1=0x1B,IER_SCI1_RXI1=0x1B,IER_SCI1_TXI1=0x1B,IER_SCI1_TEI1=0x1B, +IER_SCI5_ERI5=0x1B,IER_SCI5_RXI5=0x1B,IER_SCI5_TXI5=0x1C,IER_SCI5_TEI5=0x1C, +IER_SCI6_ERI6=0x1C,IER_SCI6_RXI6=0x1C,IER_SCI6_TXI6=0x1C,IER_SCI6_TEI6=0x1C, +IER_SCI8_ERI8=0x1C,IER_SCI8_RXI8=0x1C,IER_SCI8_TXI8=0x1D,IER_SCI8_TEI8=0x1D, +IER_SCI9_ERI9=0x1D,IER_SCI9_RXI9=0x1D,IER_SCI9_TXI9=0x1D,IER_SCI9_TEI9=0x1D, +IER_SCI12_ERI12=0x1D,IER_SCI12_RXI12=0x1D,IER_SCI12_TXI12=0x1E,IER_SCI12_TEI12=0x1E,IER_SCI12_SCIX0=0x1E,IER_SCI12_SCIX1=0x1E,IER_SCI12_SCIX2=0x1E,IER_SCI12_SCIX3=0x1E, +IER_RIIC0_EEI0=0x1E,IER_RIIC0_RXI0=0x1E,IER_RIIC0_TXI0=0x1F,IER_RIIC0_TEI0=0x1F +}; + +enum enum_ipr { +IPR_BSC_BUSERR=0, +IPR_ICU_SWINT=3, +IPR_CMT0_CMI0=4, +IPR_CMT1_CMI1=5, +IPR_CMT2_CMI2=6, +IPR_CMT3_CMI3=7, +IPR_CAC_FERRF=32,IPR_CAC_MENDF=33,IPR_CAC_OVFF=34, +IPR_USB0_D0FIFO0=36,IPR_USB0_D1FIFO0=37,IPR_USB0_USBI0=38, +IPR_RSPI0_SPEI0=44,IPR_RSPI0_SPRI0=44,IPR_RSPI0_SPTI0=44,IPR_RSPI0_SPII0=44, +IPR_DOC_DOPCF=57, +IPR_CMPB_CMPB0=58,IPR_CMPB_CMPB1=59, +IPR_CTSU_CTSUWR=60,IPR_CTSU_CTSURD=60,IPR_CTSU_CTSUFN=60, +IPR_RTC_CUP=63, +IPR_ICU_IRQ0=64,IPR_ICU_IRQ1=65,IPR_ICU_IRQ2=66,IPR_ICU_IRQ3=67,IPR_ICU_IRQ4=68,IPR_ICU_IRQ5=69,IPR_ICU_IRQ6=70,IPR_ICU_IRQ7=71, +IPR_LVD_LVD1=88,IPR_LVD_LVD2=89, +IPR_USB0_USBR0=90, +IPR_RTC_ALM=92,IPR_RTC_PRD=93, +IPR_S12AD_S12ADI0=102,IPR_S12AD_GBADI=103, +IPR_ELC_ELSR18I=106, +IPR_SSI0_SSIF0=108,IPR_SSI0_SSIRXI0=108,IPR_SSI0_SSITXI0=108, +IPR_MTU0_TGIA0=114,IPR_MTU0_TGIB0=114,IPR_MTU0_TGIC0=114,IPR_MTU0_TGID0=114,IPR_MTU0_TCIV0=118,IPR_MTU0_TGIE0=118,IPR_MTU0_TGIF0=118, +IPR_MTU1_TGIA1=121,IPR_MTU1_TGIB1=121,IPR_MTU1_TCIV1=123,IPR_MTU1_TCIU1=123, +IPR_MTU2_TGIA2=125,IPR_MTU2_TGIB2=125,IPR_MTU2_TCIV2=127,IPR_MTU2_TCIU2=127, +IPR_MTU3_TGIA3=129,IPR_MTU3_TGIB3=129,IPR_MTU3_TGIC3=129,IPR_MTU3_TGID3=129,IPR_MTU3_TCIV3=133, +IPR_MTU4_TGIA4=134,IPR_MTU4_TGIB4=134,IPR_MTU4_TGIC4=134,IPR_MTU4_TGID4=134,IPR_MTU4_TCIV4=138, +IPR_MTU5_TGIU5=139,IPR_MTU5_TGIV5=139,IPR_MTU5_TGIW5=139, +IPR_POE_OEI1=170,IPR_POE_OEI2=171, +IPR_TMR0_CMIA0=174,IPR_TMR0_CMIB0=174,IPR_TMR0_OVI0=174, +IPR_TMR1_CMIA1=177,IPR_TMR1_CMIB1=177,IPR_TMR1_OVI1=177, +IPR_TMR2_CMIA2=180,IPR_TMR2_CMIB2=180,IPR_TMR2_OVI2=180, +IPR_TMR3_CMIA3=183,IPR_TMR3_CMIB3=183,IPR_TMR3_OVI3=183, +IPR_SCI2_ERI2=186,IPR_SCI2_RXI2=186,IPR_SCI2_TXI2=186,IPR_SCI2_TEI2=186, +IPR_SCI0_ERI0=214,IPR_SCI0_RXI0=214,IPR_SCI0_TXI0=214,IPR_SCI0_TEI0=214, +IPR_SCI1_ERI1=218,IPR_SCI1_RXI1=218,IPR_SCI1_TXI1=218,IPR_SCI1_TEI1=218, +IPR_SCI5_ERI5=222,IPR_SCI5_RXI5=222,IPR_SCI5_TXI5=222,IPR_SCI5_TEI5=222, +IPR_SCI6_ERI6=226,IPR_SCI6_RXI6=226,IPR_SCI6_TXI6=226,IPR_SCI6_TEI6=226, +IPR_SCI8_ERI8=230,IPR_SCI8_RXI8=230,IPR_SCI8_TXI8=230,IPR_SCI8_TEI8=230, +IPR_SCI9_ERI9=234,IPR_SCI9_RXI9=234,IPR_SCI9_TXI9=234,IPR_SCI9_TEI9=234, +IPR_SCI12_ERI12=238,IPR_SCI12_RXI12=238,IPR_SCI12_TXI12=238,IPR_SCI12_TEI12=238,IPR_SCI12_SCIX0=242,IPR_SCI12_SCIX1=243,IPR_SCI12_SCIX2=244,IPR_SCI12_SCIX3=245, +IPR_RIIC0_EEI0=246,IPR_RIIC0_RXI0=247,IPR_RIIC0_TXI0=248,IPR_RIIC0_TEI0=249 +}; + +#define IEN_BSC_BUSERR IEN0 +#define IEN_ICU_SWINT IEN3 +#define IEN_CMT0_CMI0 IEN4 +#define IEN_CMT1_CMI1 IEN5 +#define IEN_CMT2_CMI2 IEN6 +#define IEN_CMT3_CMI3 IEN7 +#define IEN_CAC_FERRF IEN0 +#define IEN_CAC_MENDF IEN1 +#define IEN_CAC_OVFF IEN2 +#define IEN_USB0_D0FIFO0 IEN4 +#define IEN_USB0_D1FIFO0 IEN5 +#define IEN_USB0_USBI0 IEN6 +#define IEN_RSPI0_SPEI0 IEN4 +#define IEN_RSPI0_SPRI0 IEN5 +#define IEN_RSPI0_SPTI0 IEN6 +#define IEN_RSPI0_SPII0 IEN7 +#define IEN_DOC_DOPCF IEN1 +#define IEN_CMPB_CMPB0 IEN2 +#define IEN_CMPB_CMPB1 IEN3 +#define IEN_CTSU_CTSUWR IEN4 +#define IEN_CTSU_CTSURD IEN5 +#define IEN_CTSU_CTSUFN IEN6 +#define IEN_RTC_CUP IEN7 +#define IEN_ICU_IRQ0 IEN0 +#define IEN_ICU_IRQ1 IEN1 +#define IEN_ICU_IRQ2 IEN2 +#define IEN_ICU_IRQ3 IEN3 +#define IEN_ICU_IRQ4 IEN4 +#define IEN_ICU_IRQ5 IEN5 +#define IEN_ICU_IRQ6 IEN6 +#define IEN_ICU_IRQ7 IEN7 +#define IEN_LVD_LVD1 IEN0 +#define IEN_LVD_LVD2 IEN1 +#define IEN_USB0_USBR0 IEN2 +#define IEN_RTC_ALM IEN4 +#define IEN_RTC_PRD IEN5 +#define IEN_S12AD_S12ADI0 IEN6 +#define IEN_S12AD_GBADI IEN7 +#define IEN_ELC_ELSR18I IEN2 +#define IEN_SSI0_SSIF0 IEN4 +#define IEN_SSI0_SSIRXI0 IEN5 +#define IEN_SSI0_SSITXI0 IEN6 +#define IEN_MTU0_TGIA0 IEN2 +#define IEN_MTU0_TGIB0 IEN3 +#define IEN_MTU0_TGIC0 IEN4 +#define IEN_MTU0_TGID0 IEN5 +#define IEN_MTU0_TCIV0 IEN6 +#define IEN_MTU0_TGIE0 IEN7 +#define IEN_MTU0_TGIF0 IEN0 +#define IEN_MTU1_TGIA1 IEN1 +#define IEN_MTU1_TGIB1 IEN2 +#define IEN_MTU1_TCIV1 IEN3 +#define IEN_MTU1_TCIU1 IEN4 +#define IEN_MTU2_TGIA2 IEN5 +#define IEN_MTU2_TGIB2 IEN6 +#define IEN_MTU2_TCIV2 IEN7 +#define IEN_MTU2_TCIU2 IEN0 +#define IEN_MTU3_TGIA3 IEN1 +#define IEN_MTU3_TGIB3 IEN2 +#define IEN_MTU3_TGIC3 IEN3 +#define IEN_MTU3_TGID3 IEN4 +#define IEN_MTU3_TCIV3 IEN5 +#define IEN_MTU4_TGIA4 IEN6 +#define IEN_MTU4_TGIB4 IEN7 +#define IEN_MTU4_TGIC4 IEN0 +#define IEN_MTU4_TGID4 IEN1 +#define IEN_MTU4_TCIV4 IEN2 +#define IEN_MTU5_TGIU5 IEN3 +#define IEN_MTU5_TGIV5 IEN4 +#define IEN_MTU5_TGIW5 IEN5 +#define IEN_POE_OEI1 IEN2 +#define IEN_POE_OEI2 IEN3 +#define IEN_TMR0_CMIA0 IEN6 +#define IEN_TMR0_CMIB0 IEN7 +#define IEN_TMR0_OVI0 IEN0 +#define IEN_TMR1_CMIA1 IEN1 +#define IEN_TMR1_CMIB1 IEN2 +#define IEN_TMR1_OVI1 IEN3 +#define IEN_TMR2_CMIA2 IEN4 +#define IEN_TMR2_CMIB2 IEN5 +#define IEN_TMR2_OVI2 IEN6 +#define IEN_TMR3_CMIA3 IEN7 +#define IEN_TMR3_CMIB3 IEN0 +#define IEN_TMR3_OVI3 IEN1 +#define IEN_SCI2_ERI2 IEN2 +#define IEN_SCI2_RXI2 IEN3 +#define IEN_SCI2_TXI2 IEN4 +#define IEN_SCI2_TEI2 IEN5 +#define IEN_SCI0_ERI0 IEN6 +#define IEN_SCI0_RXI0 IEN7 +#define IEN_SCI0_TXI0 IEN0 +#define IEN_SCI0_TEI0 IEN1 +#define IEN_SCI1_ERI1 IEN2 +#define IEN_SCI1_RXI1 IEN3 +#define IEN_SCI1_TXI1 IEN4 +#define IEN_SCI1_TEI1 IEN5 +#define IEN_SCI5_ERI5 IEN6 +#define IEN_SCI5_RXI5 IEN7 +#define IEN_SCI5_TXI5 IEN0 +#define IEN_SCI5_TEI5 IEN1 +#define IEN_SCI6_ERI6 IEN2 +#define IEN_SCI6_RXI6 IEN3 +#define IEN_SCI6_TXI6 IEN4 +#define IEN_SCI6_TEI6 IEN5 +#define IEN_SCI8_ERI8 IEN6 +#define IEN_SCI8_RXI8 IEN7 +#define IEN_SCI8_TXI8 IEN0 +#define IEN_SCI8_TEI8 IEN1 +#define IEN_SCI9_ERI9 IEN2 +#define IEN_SCI9_RXI9 IEN3 +#define IEN_SCI9_TXI9 IEN4 +#define IEN_SCI9_TEI9 IEN5 +#define IEN_SCI12_ERI12 IEN6 +#define IEN_SCI12_RXI12 IEN7 +#define IEN_SCI12_TXI12 IEN0 +#define IEN_SCI12_TEI12 IEN1 +#define IEN_SCI12_SCIX0 IEN2 +#define IEN_SCI12_SCIX1 IEN3 +#define IEN_SCI12_SCIX2 IEN4 +#define IEN_SCI12_SCIX3 IEN5 +#define IEN_RIIC0_EEI0 IEN6 +#define IEN_RIIC0_RXI0 IEN7 +#define IEN_RIIC0_TXI0 IEN0 +#define IEN_RIIC0_TEI0 IEN1 + +#define VECT_BSC_BUSERR 16 +#define VECT_ICU_SWINT 27 +#define VECT_CMT0_CMI0 28 +#define VECT_CMT1_CMI1 29 +#define VECT_CMT2_CMI2 30 +#define VECT_CMT3_CMI3 31 +#define VECT_CAC_FERRF 32 +#define VECT_CAC_MENDF 33 +#define VECT_CAC_OVFF 34 +#define VECT_USB0_D0FIFO0 36 +#define VECT_USB0_D1FIFO0 37 +#define VECT_USB0_USBI0 38 +#define VECT_RSPI0_SPEI0 44 +#define VECT_RSPI0_SPRI0 45 +#define VECT_RSPI0_SPTI0 46 +#define VECT_RSPI0_SPII0 47 +#define VECT_DOC_DOPCF 57 +#define VECT_CMPB_CMPB0 58 +#define VECT_CMPB_CMPB1 59 +#define VECT_CTSU_CTSUWR 60 +#define VECT_CTSU_CTSURD 61 +#define VECT_CTSU_CTSUFN 62 +#define VECT_RTC_CUP 63 +#define VECT_ICU_IRQ0 64 +#define VECT_ICU_IRQ1 65 +#define VECT_ICU_IRQ2 66 +#define VECT_ICU_IRQ3 67 +#define VECT_ICU_IRQ4 68 +#define VECT_ICU_IRQ5 69 +#define VECT_ICU_IRQ6 70 +#define VECT_ICU_IRQ7 71 +#define VECT_LVD_LVD1 88 +#define VECT_LVD_LVD2 89 +#define VECT_USB0_USBR0 90 +#define VECT_RTC_ALM 92 +#define VECT_RTC_PRD 93 +#define VECT_S12AD_S12ADI0 102 +#define VECT_S12AD_GBADI 103 +#define VECT_ELC_ELSR18I 106 +#define VECT_SSI0_SSIF0 108 +#define VECT_SSI0_SSIRXI0 109 +#define VECT_SSI0_SSITXI0 110 +#define VECT_MTU0_TGIA0 114 +#define VECT_MTU0_TGIB0 115 +#define VECT_MTU0_TGIC0 116 +#define VECT_MTU0_TGID0 117 +#define VECT_MTU0_TCIV0 118 +#define VECT_MTU0_TGIE0 119 +#define VECT_MTU0_TGIF0 120 +#define VECT_MTU1_TGIA1 121 +#define VECT_MTU1_TGIB1 122 +#define VECT_MTU1_TCIV1 123 +#define VECT_MTU1_TCIU1 124 +#define VECT_MTU2_TGIA2 125 +#define VECT_MTU2_TGIB2 126 +#define VECT_MTU2_TCIV2 127 +#define VECT_MTU2_TCIU2 128 +#define VECT_MTU3_TGIA3 129 +#define VECT_MTU3_TGIB3 130 +#define VECT_MTU3_TGIC3 131 +#define VECT_MTU3_TGID3 132 +#define VECT_MTU3_TCIV3 133 +#define VECT_MTU4_TGIA4 134 +#define VECT_MTU4_TGIB4 135 +#define VECT_MTU4_TGIC4 136 +#define VECT_MTU4_TGID4 137 +#define VECT_MTU4_TCIV4 138 +#define VECT_MTU5_TGIU5 139 +#define VECT_MTU5_TGIV5 140 +#define VECT_MTU5_TGIW5 141 +#define VECT_POE_OEI1 170 +#define VECT_POE_OEI2 171 +#define VECT_TMR0_CMIA0 174 +#define VECT_TMR0_CMIB0 175 +#define VECT_TMR0_OVI0 176 +#define VECT_TMR1_CMIA1 177 +#define VECT_TMR1_CMIB1 178 +#define VECT_TMR1_OVI1 179 +#define VECT_TMR2_CMIA2 180 +#define VECT_TMR2_CMIB2 181 +#define VECT_TMR2_OVI2 182 +#define VECT_TMR3_CMIA3 183 +#define VECT_TMR3_CMIB3 184 +#define VECT_TMR3_OVI3 185 +#define VECT_SCI2_ERI2 186 +#define VECT_SCI2_RXI2 187 +#define VECT_SCI2_TXI2 188 +#define VECT_SCI2_TEI2 189 +#define VECT_SCI0_ERI0 214 +#define VECT_SCI0_RXI0 215 +#define VECT_SCI0_TXI0 216 +#define VECT_SCI0_TEI0 217 +#define VECT_SCI1_ERI1 218 +#define VECT_SCI1_RXI1 219 +#define VECT_SCI1_TXI1 220 +#define VECT_SCI1_TEI1 221 +#define VECT_SCI5_ERI5 222 +#define VECT_SCI5_RXI5 223 +#define VECT_SCI5_TXI5 224 +#define VECT_SCI5_TEI5 225 +#define VECT_SCI6_ERI6 226 +#define VECT_SCI6_RXI6 227 +#define VECT_SCI6_TXI6 228 +#define VECT_SCI6_TEI6 229 +#define VECT_SCI8_ERI8 230 +#define VECT_SCI8_RXI8 231 +#define VECT_SCI8_TXI8 232 +#define VECT_SCI8_TEI8 233 +#define VECT_SCI9_ERI9 234 +#define VECT_SCI9_RXI9 235 +#define VECT_SCI9_TXI9 236 +#define VECT_SCI9_TEI9 237 +#define VECT_SCI12_ERI12 238 +#define VECT_SCI12_RXI12 239 +#define VECT_SCI12_TXI12 240 +#define VECT_SCI12_TEI12 241 +#define VECT_SCI12_SCIX0 242 +#define VECT_SCI12_SCIX1 243 +#define VECT_SCI12_SCIX2 244 +#define VECT_SCI12_SCIX3 245 +#define VECT_RIIC0_EEI0 246 +#define VECT_RIIC0_RXI0 247 +#define VECT_RIIC0_TXI0 248 +#define VECT_RIIC0_TEI0 249 + +#define MSTP_DTC SYSTEM.MSTPCRA.BIT.MSTPA28 +#define MSTP_DA SYSTEM.MSTPCRA.BIT.MSTPA18 +#define MSTP_S12AD SYSTEM.MSTPCRA.BIT.MSTPA17 +#define MSTP_CMT0 SYSTEM.MSTPCRA.BIT.MSTPA15 +#define MSTP_CMT1 SYSTEM.MSTPCRA.BIT.MSTPA15 +#define MSTP_CMT2 SYSTEM.MSTPCRA.BIT.MSTPA14 +#define MSTP_CMT3 SYSTEM.MSTPCRA.BIT.MSTPA14 +#define MSTP_MTU SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU0 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU1 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU2 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU3 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU4 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_MTU5 SYSTEM.MSTPCRA.BIT.MSTPA9 +#define MSTP_TMR01 SYSTEM.MSTPCRA.BIT.MSTPA5 +#define MSTP_TMR0 SYSTEM.MSTPCRA.BIT.MSTPA5 +#define MSTP_TMR1 SYSTEM.MSTPCRA.BIT.MSTPA5 +#define MSTP_TMR23 SYSTEM.MSTPCRA.BIT.MSTPA4 +#define MSTP_TMR2 SYSTEM.MSTPCRA.BIT.MSTPA4 +#define MSTP_TMR3 SYSTEM.MSTPCRA.BIT.MSTPA4 +#define MSTP_SCI0 SYSTEM.MSTPCRB.BIT.MSTPB31 +#define MSTP_SMCI0 SYSTEM.MSTPCRB.BIT.MSTPB31 +#define MSTP_SCI1 SYSTEM.MSTPCRB.BIT.MSTPB30 +#define MSTP_SMCI1 SYSTEM.MSTPCRB.BIT.MSTPB30 +#define MSTP_SCI2 SYSTEM.MSTPCRB.BIT.MSTPB29 +#define MSTP_SMCI2 SYSTEM.MSTPCRB.BIT.MSTPB29 +#define MSTP_SCI5 SYSTEM.MSTPCRB.BIT.MSTPB26 +#define MSTP_SMCI5 SYSTEM.MSTPCRB.BIT.MSTPB26 +#define MSTP_SCI6 SYSTEM.MSTPCRB.BIT.MSTPB25 +#define MSTP_SMCI6 SYSTEM.MSTPCRB.BIT.MSTPB25 +#define MSTP_CRC SYSTEM.MSTPCRB.BIT.MSTPB23 +#define MSTP_RIIC0 SYSTEM.MSTPCRB.BIT.MSTPB21 +#define MSTP_USB0 SYSTEM.MSTPCRB.BIT.MSTPB19 +#define MSTP_RSPI0 SYSTEM.MSTPCRB.BIT.MSTPB17 +#define MSTP_CMPB SYSTEM.MSTPCRB.BIT.MSTPB10 +#define MSTP_ELC SYSTEM.MSTPCRB.BIT.MSTPB9 +#define MSTP_DOC SYSTEM.MSTPCRB.BIT.MSTPB6 +#define MSTP_SCI12 SYSTEM.MSTPCRB.BIT.MSTPB4 +#define MSTP_SMCI12 SYSTEM.MSTPCRB.BIT.MSTPB4 +#define MSTP_SCI8 SYSTEM.MSTPCRC.BIT.MSTPC27 +#define MSTP_SMCI8 SYSTEM.MSTPCRC.BIT.MSTPC27 +#define MSTP_SCI9 SYSTEM.MSTPCRC.BIT.MSTPC26 +#define MSTP_SMCI9 SYSTEM.MSTPCRC.BIT.MSTPC26 +#define MSTP_IRDA SYSTEM.MSTPCRC.BIT.MSTPC20 +#define MSTP_CAC SYSTEM.MSTPCRC.BIT.MSTPC19 +#define MSTP_RAM0 SYSTEM.MSTPCRC.BIT.MSTPC0 +#define MSTP_SSI0 SYSTEM.MSTPCRD.BIT.MSTPD15 +#define MSTP_LCDC SYSTEM.MSTPCRD.BIT.MSTPD11 +#define MSTP_CTSU SYSTEM.MSTPCRD.BIT.MSTPD10 + +#define __IR( x ) ICU.IR[ IR ## x ].BIT.IR +#define _IR( x ) __IR( x ) +#define IR( x , y ) _IR( _ ## x ## _ ## y ) +#define __DTCE( x ) ICU.DTCER[ DTCE ## x ].BIT.DTCE +#define _DTCE( x ) __DTCE( x ) +#define DTCE( x , y ) _DTCE( _ ## x ## _ ## y ) +#define __IEN( x ) ICU.IER[ IER ## x ].BIT.IEN ## x +#define _IEN( x ) __IEN( x ) +#define IEN( x , y ) _IEN( _ ## x ## _ ## y ) +#define __IPR( x ) ICU.IPR[ IPR ## x ].BIT.IPR +#define _IPR( x ) __IPR( x ) +#define IPR( x , y ) _IPR( _ ## x ## _ ## y ) +#define __VECT( x ) VECT ## x +#define _VECT( x ) __VECT( x ) +#define VECT( x , y ) _VECT( _ ## x ## _ ## y ) +#define __MSTP( x ) MSTP ## x +#define _MSTP( x ) __MSTP( x ) +#define MSTP( x ) _MSTP( _ ## x ) + +#define BSC (*(volatile struct st_bsc __evenaccess *)0x81300) +#define CAC (*(volatile struct st_cac __evenaccess *)0x8B000) +#define CMPB (*(volatile struct st_cmpb __evenaccess *)0x8C580) +#define CMT (*(volatile struct st_cmt __evenaccess *)0x88000) +#define CMT0 (*(volatile struct st_cmt0 __evenaccess *)0x88002) +#define CMT1 (*(volatile struct st_cmt0 __evenaccess *)0x88008) +#define CMT2 (*(volatile struct st_cmt0 __evenaccess *)0x88012) +#define CMT3 (*(volatile struct st_cmt0 __evenaccess *)0x88018) +#define CRC (*(volatile struct st_crc __evenaccess *)0x88280) +#define CTSU (*(volatile struct st_ctsu __evenaccess *)0xA0900) +#define DA (*(volatile struct st_da __evenaccess *)0x88040) +#define DOC (*(volatile struct st_doc __evenaccess *)0x8B080) +#define DTC (*(volatile struct st_dtc __evenaccess *)0x82400) +#define ELC (*(volatile struct st_elc __evenaccess *)0x8B100) +#define FLASH (*(volatile struct st_flash __evenaccess *)0x7FC090) +#define ICU (*(volatile struct st_icu __evenaccess *)0x87000) +#define IRDA (*(volatile struct st_irda __evenaccess *)0x88410) +#define IWDT (*(volatile struct st_iwdt __evenaccess *)0x88030) +#define LCDC (*(volatile struct st_lcdc __evenaccess *)0xA0800) +#define MPC (*(volatile struct st_mpc __evenaccess *)0x8C11F) +#define MTU (*(volatile struct st_mtu __evenaccess *)0x8860A) +#define MTU0 (*(volatile struct st_mtu0 __evenaccess *)0x88690) +#define MTU1 (*(volatile struct st_mtu1 __evenaccess *)0x88690) +#define MTU2 (*(volatile struct st_mtu2 __evenaccess *)0x88692) +#define MTU3 (*(volatile struct st_mtu3 __evenaccess *)0x88600) +#define MTU4 (*(volatile struct st_mtu4 __evenaccess *)0x88600) +#define MTU5 (*(volatile struct st_mtu5 __evenaccess *)0x88694) +#define POE (*(volatile struct st_poe __evenaccess *)0x88900) +#define PORT (*(volatile struct st_port __evenaccess *)0x8C121) +#define PORT0 (*(volatile struct st_port0 __evenaccess *)0x8C000) +#define PORT1 (*(volatile struct st_port1 __evenaccess *)0x8C001) +#define PORT2 (*(volatile struct st_port2 __evenaccess *)0x8C002) +#define PORT3 (*(volatile struct st_port3 __evenaccess *)0x8C003) +#define PORT4 (*(volatile struct st_port4 __evenaccess *)0x8C004) +#define PORT5 (*(volatile struct st_port5 __evenaccess *)0x8C005) +#define PORT9 (*(volatile struct st_port9 __evenaccess *)0x8C009) +#define PORTA (*(volatile struct st_porta __evenaccess *)0x8C00A) +#define PORTB (*(volatile struct st_portb __evenaccess *)0x8C00B) +#define PORTC (*(volatile struct st_portc __evenaccess *)0x8C00C) +#define PORTD (*(volatile struct st_portd __evenaccess *)0x8C00D) +#define PORTE (*(volatile struct st_porte __evenaccess *)0x8C00E) +#define PORTF (*(volatile struct st_portf __evenaccess *)0x8C00F) +#define PORTH (*(volatile struct st_porth __evenaccess *)0x8C051) +#define PORTJ (*(volatile struct st_portj __evenaccess *)0x8C012) +#define RIIC0 (*(volatile struct st_riic __evenaccess *)0x88300) +#define RSPI0 (*(volatile struct st_rspi __evenaccess *)0x88380) +#define RTC (*(volatile struct st_rtc __evenaccess *)0x8C400) +#define RTCB (*(volatile struct st_rtcb __evenaccess *)0x8C402) +#define S12AD (*(volatile struct st_s12ad __evenaccess *)0x89000) +#define SCI0 (*(volatile struct st_sci0 __evenaccess *)0x8A000) +#define SCI1 (*(volatile struct st_sci0 __evenaccess *)0x8A020) +#define SCI2 (*(volatile struct st_sci0 __evenaccess *)0x8A040) +#define SCI5 (*(volatile struct st_sci0 __evenaccess *)0x8A0A0) +#define SCI6 (*(volatile struct st_sci0 __evenaccess *)0x8A0C0) +#define SCI8 (*(volatile struct st_sci0 __evenaccess *)0x8A100) +#define SCI9 (*(volatile struct st_sci0 __evenaccess *)0x8A120) +#define SCI12 (*(volatile struct st_sci12 __evenaccess *)0x8B300) +#define SMCI0 (*(volatile struct st_smci __evenaccess *)0x8A000) +#define SMCI1 (*(volatile struct st_smci __evenaccess *)0x8A020) +#define SMCI2 (*(volatile struct st_smci __evenaccess *)0x8A040) +#define SMCI5 (*(volatile struct st_smci __evenaccess *)0x8A0A0) +#define SMCI6 (*(volatile struct st_smci __evenaccess *)0x8A0C0) +#define SMCI8 (*(volatile struct st_smci __evenaccess *)0x8A100) +#define SMCI9 (*(volatile struct st_smci __evenaccess *)0x8A120) +#define SMCI12 (*(volatile struct st_smci __evenaccess *)0x8B300) +#define SSI0 (*(volatile struct st_ssi __evenaccess *)0x8A500) +#define SYSTEM (*(volatile struct st_system __evenaccess *)0x80000) +#define TEMPS (*(volatile struct st_temps __evenaccess *)0x7FC0AC) +#define TMR0 (*(volatile struct st_tmr0 __evenaccess *)0x88200) +#define TMR1 (*(volatile struct st_tmr1 __evenaccess *)0x88201) +#define TMR2 (*(volatile struct st_tmr0 __evenaccess *)0x88210) +#define TMR3 (*(volatile struct st_tmr1 __evenaccess *)0x88211) +#define TMR01 (*(volatile struct st_tmr01 __evenaccess *)0x88204) +#define TMR23 (*(volatile struct st_tmr01 __evenaccess *)0x88214) +#define USB0 (*(volatile struct st_usb0 __evenaccess *)0xA0000) +#pragma bit_order +#pragma packoption +#endif diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/main.c b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/main.c new file mode 100644 index 000000000..4e39c6d07 --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/main.c @@ -0,0 +1,258 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +/****************************************************************************** + * This project provides two demo applications. A simple blinky style project, + * and a more comprehensive test and demo application. The + * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting (defined in this file) is used to + * select between the two. The simply blinky demo is implemented and described + * in main_blinky.c. The more comprehensive test and demo application is + * implemented and described in main_full.c. + * + * This file implements the code that is not demo specific, including the + * hardware setup, standard FreeRTOS hook functions, and the ISR hander called + * by the RTOS after interrupt entry (including nesting) has been taken care of. + * + * ENSURE TO READ THE DOCUMENTATION PAGE FOR THIS PORT AND DEMO APPLICATION ON + * THE http://www.FreeRTOS.org WEB SITE FOR FULL INFORMATION ON USING THIS DEMO + * APPLICATION, AND ITS ASSOCIATE FreeRTOS ARCHITECTURE PORT! + * + */ + +/* Scheduler include files. */ +#include "FreeRTOS.h" +#include "task.h" +#include "semphr.h" + +/* Renesas includes. */ +/* Renesas includes. */ +#include +#include "r_cg_macrodriver.h" +#include "r_cg_sci.h" +#include "r_rsk_async.h" + +/* Set mainCREATE_SIMPLE_BLINKY_DEMO_ONLY to one to run the simple blinky demo, +or 0 to run the more comprehensive test and demo application. */ +#define mainCREATE_SIMPLE_BLINKY_DEMO_ONLY 0 + +/*-----------------------------------------------------------*/ + +/* + * Configure the hardware as necessary to run this demo. + */ +static void prvSetupHardware( void ); + +/* + * main_blinky() is used when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 1. + * main_full() is used when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 0. + */ +#if( mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 ) + extern void main_blinky( void ); +#else + extern void main_full( void ); +#endif /* #if mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 */ + +/* Prototypes for the standard FreeRTOS callback/hook functions implemented +within this file. */ +void vApplicationMallocFailedHook( void ); +void vApplicationIdleHook( void ); +void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName ); +void vApplicationTickHook( void ); + +/*-----------------------------------------------------------*/ + +int main( void ) +{ + /* Configure the hardware ready to run the demo. */ + prvSetupHardware(); + + /* The mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting is described at the top + of this file. */ + #if( mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 ) + { + main_blinky(); + } + #else + { + main_full(); + } + #endif + + return 0; +} +/*-----------------------------------------------------------*/ + +static void prvSetupHardware( void ) +{ + /* Set up SCI1 receive buffer */ + R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); + + /* Enable SCI1 operations */ + R_SCI1_Start(); + + LED0 = LED_OFF; + LED1 = LED_OFF; + LED2 = LED_OFF; + LED3 = LED_OFF; +} +/*-----------------------------------------------------------*/ + +void vApplicationMallocFailedHook( void ) +{ + /* Called if a call to pvPortMalloc() fails because there is insufficient + free memory available in the FreeRTOS heap. pvPortMalloc() is called + internally by FreeRTOS API functions that create tasks, queues, software + timers, and semaphores. The size of the FreeRTOS heap is set by the + configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */ + + /* Force an assert. */ + configASSERT( ( volatile void * ) NULL ); +} +/*-----------------------------------------------------------*/ + +void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName ) +{ + ( void ) pcTaskName; + ( void ) pxTask; + + /* Run time stack overflow checking is performed if + configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook + function is called if a stack overflow is detected. */ + + /* Force an assert. */ + configASSERT( ( volatile void * ) NULL ); +} +/*-----------------------------------------------------------*/ + +void vApplicationIdleHook( void ) +{ +volatile size_t xFreeHeapSpace; + + /* This is just a trivial example of an idle hook. It is called on each + cycle of the idle task. It must *NOT* attempt to block. In this case the + idle task just queries the amount of FreeRTOS heap that remains. See the + memory management section on the http://www.FreeRTOS.org web site for memory + management options. If there is a lot of heap memory free then the + configTOTAL_HEAP_SIZE value in FreeRTOSConfig.h can be reduced to free up + RAM. */ + xFreeHeapSpace = xPortGetFreeHeapSize(); + + /* Remove compiler warning about xFreeHeapSpace being set but never used. */ + ( void ) xFreeHeapSpace; +} +/*-----------------------------------------------------------*/ + +void vApplicationTickHook( void ) +{ + #if mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 0 + { + extern void vFullDemoTickHook( void ); + + vFullDemoTickHook(); + } + #endif +} +/*-----------------------------------------------------------*/ + +/* The RX port uses this callback function to configure its tick interrupt. +This allows the application to choose the tick interrupt source. */ +void vApplicationSetupTimerInterrupt( void ) +{ +const uint32_t ulEnableRegisterWrite = 0xA50BUL, ulDisableRegisterWrite = 0xA500UL; + + /* Disable register write protection. */ + SYSTEM.PRCR.WORD = ulEnableRegisterWrite; + + /* Enable compare match timer 0. */ + MSTP( CMT0 ) = 0; + + /* Interrupt on compare match. */ + CMT0.CMCR.BIT.CMIE = 1; + + /* Set the compare match value. */ + CMT0.CMCOR = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / configTICK_RATE_HZ ) -1 ) / 8 ); + + /* Divide the PCLK by 8. */ + CMT0.CMCR.BIT.CKS = 0; + + /* Enable the interrupt... */ + _IEN( _CMT0_CMI0 ) = 1; + + /* ...and set its priority to the application defined kernel priority. */ + _IPR( _CMT0_CMI0 ) = configKERNEL_INTERRUPT_PRIORITY; + + /* Start the timer. */ + CMT.CMSTR0.BIT.STR0 = 1; + + /* Reneable register protection. */ + SYSTEM.PRCR.WORD = ulDisableRegisterWrite; +} + + + diff --git a/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/rskrx113def.h b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/rskrx113def.h new file mode 100644 index 000000000..cd001d24a --- /dev/null +++ b/FreeRTOS/Demo/RX100_RX113-RSK_Renesas_e2studio/src/rskrx113def.h @@ -0,0 +1,61 @@ +/******************************************************************************* +* DISCLAIMER +* This software is supplied by Renesas Electronics Corporation and is only +* intended for use with Renesas products. No other uses are authorized. This +* software is owned by Renesas Electronics Corporation and is protected under +* all applicable laws, including copyright laws. +* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING +* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT +* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE +* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. +* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS +* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE +* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR +* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE +* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. +* Renesas reserves the right, without notice, to make changes to this software +* and to discontinue the availability of this software. By using this software, +* you agree to the additional terms and conditions found by accessing the +* following link: +* http://www.renesas.com/disclaimer +* +* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. +*******************************************************************************/ +/******************************************************************************* +* File Name : rskrx113def.h +* Device(s) : R5F51138AxFP +* Tool-Chain : CCRX +* H/W Platform : RSKRX113 +* Description : Defines macros relating to the RSK user LEDs and switches +* Creation Date: 26/08/2014 +*******************************************************************************/ + + +#ifndef RSKRX113_H +#define RSKRX113_H + +/******************************************************************************* +User Defines +*******************************************************************************/ +/* General Values */ +#define LED_ON (0) +#define LED_OFF (1) +#define SET_BIT_HIGH (1) +#define SET_BIT_LOW (0) +#define SET_BYTE_HIGH (0xFF) +#define SET_BYTE_LOW (0x00) + +/* Switches */ +#define SW1 (PORTJ.PIDR.BIT.B0) +#define SW2 (PORT3.PIDR.BIT.B2) +#define SW3 (PORT2.PIDR.BIT.B7) + +/* LED port settings */ +#define LED0 (PORT2.PODR.BIT.B2) +#define LED1 (PORT2.PODR.BIT.B3) +#define LED2 (PORT2.PODR.BIT.B4) +#define LED3 (PORT2.PODR.BIT.B5) + + +#endif + diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.HardwareDebuglinker b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.HardwareDebuglinker deleted file mode 100644 index 8f67047ba..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.HardwareDebuglinker +++ /dev/null @@ -1,124 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.cproject b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.cproject deleted file mode 100644 index 29d7efc14..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.cproject +++ /dev/null @@ -1,126 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.info b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.info deleted file mode 100644 index 209c49b60..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.info +++ /dev/null @@ -1,7 +0,0 @@ -TOOL_CHAIN=KPIT GNURX-ELF Toolchain -VERSION=v15.01 -TC_INSTALL=C:\Program Files (x86)\KPIT\GNURXv15.01-ELF\rx-elf\rx-elf\ -GCC_STRING=4.8-GNURX_v15.01 -VERSION_IDE= -E2STUDIO_VERSION=4.0.2.008 -ACTIVE_CONFIGURATION=HardwareDebug \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.project b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.project deleted file mode 100644 index 2aaee4c2d..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.project +++ /dev/null @@ -1,241 +0,0 @@ - - - RTOSDemo - - - - - - com.renesas.cdt.core.genmakebuilder - - - - - org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder - full,incremental, - - - - - - org.eclipse.cdt.core.cnature - com.renesas.cdt.core.kpitcnature - com.renesas.cdt.core.kpitccnature - org.eclipse.cdt.managedbuilder.core.managedBuildNature - org.eclipse.cdt.managedbuilder.core.ScannerConfigNature - - - - src/FreeRTOS_Source - 2 - FREERTOS_ROOT/FreeRTOS/Source - - - src/Full_Demo/Standard_Demo_Tasks - 2 - FREERTOS_ROOT/FreeRTOS/Demo/Common/Minimal - - - src/Full_Demo/Standard_Demo_Tasks/include - 2 - FREERTOS_ROOT/FreeRTOS/Demo/Common/include - - - - - 1442930329366 - - 10 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-settings - - - - 1442848178229 - src/FreeRTOS_Source - 6 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-croutine.c - - - - 1442848203356 - src/FreeRTOS_Source/portable - 9 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-MemMang - - - - 1442848203370 - src/FreeRTOS_Source/portable - 9 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-GCC - - - - 1442849604975 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-BlockQ.c - - - - 1442849604980 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-blocktim.c - - - - 1442849604984 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-countsem.c - - - - 1442849604987 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-death.c - - - - 1442849604991 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-dynamic.c - - - - 1442849604996 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-EventGroupsDemo.c - - - - 1442849605000 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-GenQTest.c - - - - 1442849605004 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-IntQueue.c - - - - 1442849605009 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-IntSemTest.c - - - - 1442849605013 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-QueueOverwrite.c - - - - 1442849605017 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-recmutex.c - - - - 1442849605021 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-semtest.c - - - - 1442849605026 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-TaskNotify.c - - - - 1442849605030 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-TimerDemo.c - - - - 1442849605033 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-flop.c - - - - 1442848249924 - src/FreeRTOS_Source/portable/GCC - 9 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-RX100 - - - - 1442848216333 - src/FreeRTOS_Source/portable/MemMang - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-heap_4.c - - - - - - FREERTOS_ROOT - $%7BPARENT-3-PROJECT_LOC%7D - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/CodeGenerator/cgprojectDatas.datas b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/CodeGenerator/cgprojectDatas.datas deleted file mode 100644 index e69de29bb..000000000 diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/Dependency_Scan_Preferences.prefs b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/Dependency_Scan_Preferences.prefs deleted file mode 100644 index c52c797ff..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/Dependency_Scan_Preferences.prefs +++ /dev/null @@ -1,4 +0,0 @@ -Build\ project\ excluding\ the\ dependencies=false -Re-generate\ and\ use\ dependencies\ during\ project\ build=true -Use\ existing\ dependencies\ during\ project\ build=false -eclipse.preferences.version=1 diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/Project_Generation_Prefrences.prefs b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/Project_Generation_Prefrences.prefs deleted file mode 100644 index 5911fae11..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/Project_Generation_Prefrences.prefs +++ /dev/null @@ -1,22 +0,0 @@ -Library\ Generator\ Command=rx-elf-libgen -com.renesas.cdt.core.Assembler.option.includeFileDirectories="${workspace_loc\:/${ProjName}}/src"; -com.renesas.cdt.core.Compiler.option.includeFileDir.1240948637="${TCINSTALL}/rx-elf/optlibinc"; -com.renesas.cdt.core.LibraryGenerator.option.ctype=false -com.renesas.cdt.core.LibraryGenerator.option.libraryType=Project-Built -com.renesas.cdt.core.LibraryGenerator.option.math=false -com.renesas.cdt.core.LibraryGenerator.option.selectLibrary=Optimized -com.renesas.cdt.core.LibraryGenerator.option.stdio=true -com.renesas.cdt.core.LibraryGenerator.option.stdlib=true -com.renesas.cdt.core.LibraryGenerator.option.string=true -com.renesas.cdt.core.Linker.option.userDefinedOptions=; -com.renesas.cdt.rx.HardwareDebug.Compiler.option.cpuType=RX100 -com.renesas.cdt.rx.HardwareDebug.Compiler.option.cpuType.294362431=RX100 -com.renesas.cdt.rx.HardwareDebug.Compiler.option.dataEndian=Little-endian data -com.renesas.cdt.rx.HardwareDebug.Compiler.option.disableFPUInstructions=true -com.renesas.cdt.rx.HardwareDebug.Compiler.option.genCodeForRX610=false -com.renesas.cdt.rx.HardwareDebug.Compiler.option.generateRXas100output=false -com.renesas.cdt.rx.HardwareDebug.Compiler.option.macroDefines=__RX_LITTLE_ENDIAN__\=1; -com.renesas.cdt.rx.HardwareDebug.Compiler.option.make64bitDouble=false -com.renesas.cdt.rx.HardwareDebug.Linker.option.archiveLibraryFiles=${BuildArtifactFileBaseName};gcc; -com.renesas.cdt.rx.HardwareDebug.Linker.option.archiveSearchDirectories.721512424="${CONFIGDIR}";"${TCINSTALL}/lib/gcc/rx-elf/${GCC_VERSION}/no-fpu-libs"; -eclipse.preferences.version=1 diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/language.settings.xml b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/language.settings.xml deleted file mode 100644 index 77df28c89..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/.settings/language.settings.xml +++ /dev/null @@ -1,13 +0,0 @@ - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo HardwareDebug.launch b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo HardwareDebug.launch deleted file mode 100644 index c236cb0a1..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo HardwareDebug.launch +++ /dev/null @@ -1,101 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewd b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewd deleted file mode 100644 index 3ef1570c0..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewd +++ /dev/null @@ -1,771 +0,0 @@ - - - - 2 - - Debug - - RX - - 1 - - C-SPY - 3 - - 6 - 1 - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - RXEMUE20 - 4 - - 4 - 1 - 1 - - - - - - - - - - - - - - - RXE2LITE - 1 - - 0 - 1 - 1 - - - - - - - - - - - - - - - RXJLINK - 4 - - 5 - 1 - 1 - - - - - - - - - - - - - - - - - - SIMRX - 1 - - 1 - 1 - 1 - - - - - - - - - $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\Quadros\Quadros_EWB7_Plugin.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXRxPlugin.ENU.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin - 0 - - - $EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin - 1 - - - $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin - 0 - - - $EW_DIR$\common\plugins\SymList\SymList.ENU.ewplugin - 1 - - - $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin - 0 - - - - - Release - - RX - - 0 - - C-SPY - 3 - - 6 - 1 - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - RXEMUE20 - 4 - - 4 - 1 - 0 - - - - - - - - - - - - - - - RXE2LITE - 1 - - 0 - 1 - 0 - - - - - - - - - - - - - - - RXJLINK - 4 - - 5 - 1 - 0 - - - - - - - - - - - - - - - - - - SIMRX - 1 - - 1 - 1 - 0 - - - - - - - - - $TOOLKIT_DIR$\plugins\rtos\embOS\embOSPlugin.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\OpenRTOS\OpenRTOSPlugin.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\Quadros\Quadros_EWB7_Plugin.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\SafeRTOS\SafeRTOSPlugin.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\ThreadX\ThreadXRxPlugin.ENU.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-286-KA-CSpy.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\uCOS-II\uCOS-II-KA-CSpy.ewplugin - 0 - - - $TOOLKIT_DIR$\plugins\rtos\uCOS-III\uCOS-III-KA-CSpy.ewplugin - 0 - - - $EW_DIR$\common\plugins\CodeCoverage\CodeCoverage.ENU.ewplugin - 1 - - - $EW_DIR$\common\plugins\Orti\Orti.ENU.ewplugin - 0 - - - $EW_DIR$\common\plugins\SymList\SymList.ENU.ewplugin - 1 - - - $EW_DIR$\common\plugins\uCProbe\uCProbePlugin.ENU.ewplugin - 0 - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewp b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewp deleted file mode 100644 index 5cda01ab9..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo.ewp +++ /dev/null @@ -1,2044 +0,0 @@ - - - - 2 - - Debug - - RX - - 1 - - General - 6 - - 6 - 1 - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ICCRX - 8 - - 17 - 1 - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ARX - 6 - - 9 - 1 - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - OBJCOPY - 1 - - 0 - 1 - 1 - - - - - - - - - CUSTOM - 3 - - - - 0 - - - - BICOMP - 0 - - - - BUILDACTION - 1 - - - - - - - ILINK - 4 - - 6 - 1 - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - IARCHIVE - 1 - - 0 - 1 - 1 - - - - - - - BILINK - 0 - - - - - Release - - RX - - 0 - - General - 6 - - 6 - 1 - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ICCRX - 8 - - 17 - 1 - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ARX - 6 - - 9 - 1 - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - OBJCOPY - 1 - - 0 - 1 - 0 - - - - - - - - - CUSTOM - 3 - - - - 0 - - - - BICOMP - 0 - - - - BUILDACTION - 1 - - - - - - - ILINK - 4 - - 6 - 1 - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - IARCHIVE - 1 - - 0 - 1 - 0 - - - - - - - BILINK - 0 - - - - - Blinky_Demo - - $PROJ_DIR$\src\Blinky_Demo\main_blinky.c - - - - cg_src - - $PROJ_DIR$\src\cg_src\r_cg_cgc.c - - - $PROJ_DIR$\src\cg_src\r_cg_hardware_setup.c - - - $PROJ_DIR$\src\cg_src\r_cg_port.c - - - $PROJ_DIR$\src\cg_src\r_cg_sci.c - - - - FreeRTOS_Source - - portable - - MemMang - - $PROJ_DIR$\..\..\Source\portable\MemMang\heap_4.c - - - - $PROJ_DIR$\..\..\Source\portable\IAR\RX100\port.c - - - $PROJ_DIR$\..\..\Source\portable\IAR\RX100\port_asm.s - - - - $PROJ_DIR$\..\..\Source\event_groups.c - - - $PROJ_DIR$\..\..\Source\list.c - - - $PROJ_DIR$\..\..\Source\queue.c - - - $PROJ_DIR$\..\..\Source\tasks.c - - - $PROJ_DIR$\..\..\Source\timers.c - - - - Full_Demo - - Standard_Demo_Tasks - - $PROJ_DIR$\..\Common\Minimal\BlockQ.c - - - $PROJ_DIR$\..\Common\Minimal\blocktim.c - - - $PROJ_DIR$\..\Common\Minimal\countsem.c - - - $PROJ_DIR$\..\Common\Minimal\death.c - - - $PROJ_DIR$\..\Common\Minimal\dynamic.c - - - $PROJ_DIR$\..\Common\Minimal\EventGroupsDemo.c - - - $PROJ_DIR$\..\Common\Minimal\flop.c - - - $PROJ_DIR$\..\Common\Minimal\GenQTest.c - - - $PROJ_DIR$\..\Common\Minimal\IntQueue.c - - - $PROJ_DIR$\..\Common\Minimal\IntSemTest.c - - - $PROJ_DIR$\..\Common\Minimal\QueueOverwrite.c - - - $PROJ_DIR$\..\Common\Minimal\recmutex.c - - - $PROJ_DIR$\..\Common\Minimal\semtest.c - - - $PROJ_DIR$\..\Common\Minimal\TaskNotify.c - - - $PROJ_DIR$\..\Common\Minimal\TimerDemo.c - - - - $PROJ_DIR$\src\Full_Demo\IntQueueTimer.c - - - $PROJ_DIR$\src\Full_Demo\main_full.c - - - $PROJ_DIR$\src\Full_Demo\RegTest_IAR.s - - - - $PROJ_DIR$\src\FreeRTOSConfig.h - - - $PROJ_DIR$\src\main.c - - - $PROJ_DIR$\src\rskrx113def.h - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo.eww b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo.eww deleted file mode 100644 index 239a9381e..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/RTOSDemo.eww +++ /dev/null @@ -1,10 +0,0 @@ - - - - - $WS_DIR$\RTOSDemo.ewp - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/custom.bat b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/custom.bat deleted file mode 100644 index e69de29bb..000000000 diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/makefile.init b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/makefile.init deleted file mode 100644 index 0835091e2..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/makefile.init +++ /dev/null @@ -1,5 +0,0 @@ -################################################################################ -# Automatically-generated file. Do not edit! -################################################################################ - -PATH := $(PATH):C:\PROGRA~2\KPIT\GNURXV~1.01-\rx-elf\rx-elf\bin;C:\PROGRA~2\KPIT\GNURXV~1.01-\rx-elf\rx-elf\libexec\gcc\rx-elf\4.8-GNURX_v15.01 \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.cspy.bat b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.cspy.bat deleted file mode 100644 index 000a07c7c..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.cspy.bat +++ /dev/null @@ -1,40 +0,0 @@ -@REM This batch file has been generated by the IAR Embedded Workbench -@REM C-SPY Debugger, as an aid to preparing a command line for running -@REM the cspybat command line utility using the appropriate settings. -@REM -@REM Note that this file is generated every time a new debug session -@REM is initialized, so you may want to move or rename the file before -@REM making changes. -@REM -@REM You can launch cspybat by typing the name of this batch file followed -@REM by the name of the debug file (usually an ELF/DWARF or UBROF file). -@REM -@REM Read about available command line parameters in the C-SPY Debugging -@REM Guide. Hints about additional command line parameters that may be -@REM useful in specific cases: -@REM --download_only Downloads a code image without starting a debug -@REM session afterwards. -@REM --silent Omits the sign-on message. -@REM --timeout Limits the maximum allowed execution time. -@REM - - -@echo off - -if not "%1" == "" goto debugFile - -@echo on - -"C:\DevTools\IAR Systems\Embedded Workbench 7.2\common\bin\cspybat" -f "C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\settings\RTOSDemo.Debug.general.xcl" --backend -f "C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\settings\RTOSDemo.Debug.driver.xcl" - -@echo off -goto end - -:debugFile - -@echo on - -"C:\DevTools\IAR Systems\Embedded Workbench 7.2\common\bin\cspybat" -f "C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\settings\RTOSDemo.Debug.general.xcl" "--debug_file=%1" --backend -f "C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\settings\RTOSDemo.Debug.driver.xcl" - -@echo off -:end \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.driver.xcl b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.driver.xcl deleted file mode 100644 index 048724e75..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.driver.xcl +++ /dev/null @@ -1,39 +0,0 @@ - -B - -"-p" - -"C:\DevTools\IAR Systems\Embedded Workbench 7.2\rx\config\debugger\ior5f51138.ddf" - -"--endian" - -"l" - -"--double" - -"64" - -"--core" - -"rxv1" - -"--int" - -"32" - -"--no_fpu" - -"-d" - -"emue20" - -"--drv_mode" - -"debugging" - -"--drv_communication" - -"USB" - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.general.xcl b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.general.xcl deleted file mode 100644 index 0d8b5cdf6..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.Debug.general.xcl +++ /dev/null @@ -1,11 +0,0 @@ -"C:\DevTools\IAR Systems\Embedded Workbench 7.2\rx\bin\rxproc.dll" - -"C:\DevTools\IAR Systems\Embedded Workbench 7.2\rx\bin\rxe1e20.dll" - -"C:\E\Dev\FreeRTOS\WorkingCopy\FreeRTOS\Demo\RX113-RSK_GCC_e2studio_IAR\Debug\Exe\RTOSDemo.out" - ---plugin "C:\DevTools\IAR Systems\Embedded Workbench 7.2\rx\bin\rxbat.dll" - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dbgdt b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dbgdt deleted file mode 100644 index 4f7e51010..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dbgdt +++ /dev/null @@ -1,244 +0,0 @@ - - - - - - - 20 - 1622 - - - 20 - 1216 - 324 - 81 - - - - 255 - 27 - 27 - 27 - - - - - Disassembly - _I0 - - - 500 - 20 - - - - 2 - 0 - 0 - - - 1 - 1 - - - - 2 - 0 - 0 - - - - - - - - - TabID-6594-3339 - Debug Log - Debug-Log - - - - TabID-6072-3348 - Build - Build - - - - 0 - - - - - TabID-17343-3342 - Workspace - Workspace - - - RTOSDemo - - - - - 0 - - - - - - TextEditor - $WS_DIR$\src\main.c - 0 - 0 - 0 - 0 - 0 - 66 - 5312 - 5312 - - - TextEditor - $WS_DIR$\src\Full_Demo\RegTest_IAR.s - 0 - 0 - 0 - 0 - 0 - 144 - 5881 - 5881 - - - TextEditor - $WS_DIR$\..\Common\Minimal\flop.c - 0 - 0 - 0 - 0 - 0 - 126 - 6956 - 6956 - - - TextEditor - $WS_DIR$\..\Common\Minimal\TimerDemo.c - 0 - 0 - 0 - 0 - 0 - 242 - 12612 - 12612 - - - TextEditor - $WS_DIR$\..\Common\Minimal\IntQueue.c - 0 - 0 - 0 - 0 - 0 - 381 - 0 - 0 - - - TextEditor - $WS_DIR$\src\Full_Demo\IntQueueTimer.c - 0 - 0 - 0 - 0 - 0 - 154 - 7349 - 7349 - - 5 - - 0 - - - 1000000 - 1000000 - - - 1 - - - - - - - iaridepm.enu1 - - - - - - - debuggergui.enu1 - - - - - - - - - - -2 - -2 - 718 - 329 - -2 - -2 - 200 - 200 - 119048 - 203252 - 197024 - 731707 - - - - - - - - - - - - - - - - -2 - -2 - 198 - 1682 - -2 - -2 - 1684 - 200 - 1002381 - 203252 - 119048 - 203252 - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni deleted file mode 100644 index faba72123..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni +++ /dev/null @@ -1,250 +0,0 @@ -[DebugChecksum] -Checksum=-126027898 -[CodeCoverage] -Enabled=_ 0 -[Stack] -FillEnabled=0 -OverflowWarningsEnabled=1 -WarningThreshold=90 -SpWarningsEnabled=1 -WarnLogOnly=1 -UseTrigger=1 -TriggerName=main -LimitSize=0 -ByteLimit=50 -[CallStack] -ShowArgs=0 -[Disassembly] -MixedMode=1 -[E1/E20] -BlockBits=15 -B0=1,0 -B1=1,1024 -B2=1,2048 -B3=1,3072 -StartEnabled=0 -StartSymbol= -StopEnabled=0 -StopSymbol= -RecordingCondition=0 -TraceMode=0 -TraceOutput=0 -TraceType=0 -TraceCapacity=0 -TraceRestart=0 -TraceTimeStamp=0 -TraceTimestampDivision=0 -TraceDataTransfer=1 -TraceStackOperation=1 -TraceStringOperation=1 -TraceArithmeticalOperation=1 -TraceLogicalOperation=1 -TraceBitOperation=1 -TraceFPU=1 -TraceException=1 -OperatingFrequency=0.000000 -PerfEnabled=0 -PerfCondition=0,0 -PerfDisplayTime=0,0 -PerfOnlyOnce=0,0 -PerfUse64Bit=0 -ChipName=R5F571ML -PinMode=0 -RegMode=0 -Endian=0 -ExtMemBlockNum=55 -ExtMemEndian_000=0 -ExtMemCondAccess_000=0 -ExtMemEndian_001=0 -ExtMemCondAccess_001=0 -ExtMemEndian_002=0 -ExtMemCondAccess_002=0 -ExtMemEndian_003=0 -ExtMemCondAccess_003=0 -ExtMemEndian_004=0 -ExtMemCondAccess_004=0 -ExtMemEndian_005=0 -ExtMemCondAccess_005=0 -ExtMemEndian_006=0 -ExtMemCondAccess_006=0 -ExtMemEndian_007=0 -ExtMemCondAccess_007=0 -ExtMemEndian_008=0 -ExtMemCondAccess_008=0 -ExtMemEndian_009=0 -ExtMemCondAccess_009=0 -ExtMemEndian_010=0 -ExtMemCondAccess_010=0 -ExtMemEndian_011=0 -ExtMemCondAccess_011=0 -ExtMemEndian_012=0 -ExtMemCondAccess_012=0 -ExtMemEndian_013=0 -ExtMemCondAccess_013=0 -ExtMemEndian_014=0 -ExtMemCondAccess_014=0 -ExtMemEndian_015=0 -ExtMemCondAccess_015=0 -ExtMemEndian_016=0 -ExtMemCondAccess_016=0 -ExtMemEndian_017=0 -ExtMemCondAccess_017=0 -ExtMemEndian_018=0 -ExtMemCondAccess_018=0 -ExtMemEndian_019=0 -ExtMemCondAccess_019=0 -ExtMemEndian_020=0 -ExtMemCondAccess_020=0 -ExtMemEndian_021=0 -ExtMemCondAccess_021=0 -ExtMemEndian_022=0 -ExtMemCondAccess_022=0 -ExtMemEndian_023=0 -ExtMemCondAccess_023=0 -ExtMemEndian_024=0 -ExtMemCondAccess_024=0 -ExtMemEndian_025=0 -ExtMemCondAccess_025=0 -ExtMemEndian_026=0 -ExtMemCondAccess_026=0 -ExtMemEndian_027=0 -ExtMemCondAccess_027=0 -ExtMemEndian_028=0 -ExtMemCondAccess_028=0 -ExtMemEndian_029=0 -ExtMemCondAccess_029=0 -ExtMemEndian_030=0 -ExtMemCondAccess_030=0 -ExtMemEndian_031=0 -ExtMemCondAccess_031=0 -ExtMemEndian_032=0 -ExtMemCondAccess_032=0 -ExtMemEndian_033=0 -ExtMemCondAccess_033=0 -ExtMemEndian_034=0 -ExtMemCondAccess_034=0 -ExtMemEndian_035=0 -ExtMemCondAccess_035=0 -ExtMemEndian_036=0 -ExtMemCondAccess_036=0 -ExtMemEndian_037=0 -ExtMemCondAccess_037=0 -ExtMemEndian_038=0 -ExtMemCondAccess_038=0 -ExtMemEndian_039=0 -ExtMemCondAccess_039=0 -ExtMemEndian_040=0 -ExtMemCondAccess_040=0 -ExtMemEndian_041=0 -ExtMemCondAccess_041=0 -ExtMemEndian_042=0 -ExtMemCondAccess_042=0 -ExtMemEndian_043=0 -ExtMemCondAccess_043=0 -ExtMemEndian_044=0 -ExtMemCondAccess_044=0 -ExtMemEndian_045=0 -ExtMemCondAccess_045=0 -ExtMemEndian_046=0 -ExtMemCondAccess_046=0 -ExtMemEndian_047=0 -ExtMemCondAccess_047=0 -ExtMemEndian_048=0 -ExtMemCondAccess_048=0 -ExtMemEndian_049=0 -ExtMemCondAccess_049=0 -ExtMemEndian_050=0 -ExtMemCondAccess_050=0 -ExtMemEndian_051=0 -ExtMemCondAccess_051=0 -ExtMemEndian_052=0 -ExtMemCondAccess_052=0 -ExtMemEndian_053=0 -ExtMemCondAccess_053=0 -ExtMemEndian_054=0 -ExtMemCondAccess_054=0 -InputClock=25.000000 -ICLK=240.000000 -AllowClkSrcChange=0 -WorkRamStart=4096 -ComunicationSelect=0 -UseExtal=1 -JtagClock=10 -FINE=2000000 -EraseFlash=1,0 -DebugFlags=0,0 -EmulatorMode=0 -PowerTargetFromEmulator=1 -Voltage=0 -UseExtFlashFile_0=0 -ExtFlashFile_0= -EraseExtFlashBeforeDownload_0=0 -UseExtFlashFile_1=0 -ExtFlashFile_1= -EraseExtFlashBeforeDownload_1=0 -UseExtFlashFile_2=0 -ExtFlashFile_2= -EraseExtFlashBeforeDownload_2=0 -UseExtFlashFile_3=0 -ExtFlashFile_3= -EraseExtFlashBeforeDownload_3=0 -NeedInitExtMem=0 -NeedInit=0 -[CallStackLog] -Enabled=0 -[CallStackStripe] -ShowTiming=1 -[InterruptLog] -LogEnabled=0 -GraphEnabled=0 -ShowTimeLog=1 -SumEnabled=0 -ShowTimeSum=1 -SumSortOrder=0 -[DataLog] -LogEnabled=0 -GraphEnabled=0 -ShowTimeLog=1 -SumEnabled=0 -ShowTimeSum=1 -[Breakpoints2] -Count=0 -[Interrupts] -Enabled=1 -[MemoryMap] -Enabled=0 -Base=0 -UseAuto=0 -TypeViolation=1 -UnspecRange=1 -ActionState=1 -[Simulator] -Freq=98000000 -[DataSample] -LogEnabled=0 -GraphEnabled=0 -ShowTimeLog=1 -[DriverProfiling] -Enabled=0 -Mode=1 -Graph=0 -Symbiont=0 -Exclusions= -[Log file] -LoggingEnabled=_ 0 -LogFile=_ "" -Category=_ 0 -[TermIOLog] -LoggingEnabled=_ 0 -LogFile=_ "" -[Breakpoints] -Count=0 -[Monitor Execution] -Leave target running=0 -Release target=0 -[Trace1] -Enabled=0 -ShowSource=1 -[Aliases] -Count=0 -SuppressDialog=0 diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt deleted file mode 100644 index 26fa889f3..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt +++ /dev/null @@ -1,77 +0,0 @@ - - - - - - RTOSDemo/Debug - - - - - - - - - 310272727 - - - - - - - 20121632481 - - - 20 - 1622 - - - - - - - - - TabID-13537-752 - Workspace - Workspace - - - RTOSDemoRTOSDemo/Blinky_DemoRTOSDemo/FreeRTOS_SourceRTOSDemo/FreeRTOS_Source/portableRTOSDemo/Full_DemoRTOSDemo/Full_Demo/Standard_Demo_TasksRTOSDemo/cg_src - - - - 0 - - - TabID-29660-3316 - Build - Build - - - - TabID-19897-23353 - Debug Log - Debug-Log - - - - - 0 - - - - - - TextEditor$WS_DIR$\src\main.c000008351065106TextEditor$WS_DIR$\..\..\Source\tasks.c0000012964934349343TextEditor$WS_DIR$\..\Common\Minimal\IntQueue.c000003351674016740TextEditor$WS_DIR$\..\..\Source\portable\IAR\RX100\port.c0000000030100000010000001 - - - - - - - iaridepm.enu1-2-2627400-2-2200200119048203252239286639228-2-23131682-2-216843151002381320122119048203252 - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wspos b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wspos deleted file mode 100644 index ecdc2c482..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/settings/RTOSDemo.wspos +++ /dev/null @@ -1,2 +0,0 @@ -[MainWindow] -WindowPlacement=_ 519 0 1619 872 3 diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Blinky_Demo/main_blinky.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Blinky_Demo/main_blinky.c deleted file mode 100644 index 9ad0a7a61..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Blinky_Demo/main_blinky.c +++ /dev/null @@ -1,235 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -/****************************************************************************** - * NOTE 1: This project provides two demo applications. A simple blinky style - * project, and a more comprehensive test and demo application. The - * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting in main.c is used to select - * between the two. See the notes on using mainCREATE_SIMPLE_BLINKY_DEMO_ONLY - * in main.c. This file implements the simply blinky style version. - * - * NOTE 2: This file only contains the source code that is specific to the - * basic demo. Generic functions, such FreeRTOS hook functions, and functions - * required to configure the hardware are defined in main.c. - ****************************************************************************** - * - * main_blinky() creates one queue, and two tasks. It then starts the - * scheduler. - * - * The Queue Send Task: - * The queue send task is implemented by the prvQueueSendTask() function in - * this file. prvQueueSendTask() sits in a loop that causes it to repeatedly - * block for 200 milliseconds, before sending the value 100 to the queue that - * was created within main_blinky(). Once the value is sent, the task loops - * back around to block for another 200 milliseconds...and so on. - * - * The Queue Receive Task: - * The queue receive task is implemented by the prvQueueReceiveTask() function - * in this file. prvQueueReceiveTask() sits in a loop where it repeatedly - * blocks on attempts to read data from the queue that was created within - * main_blinky(). When data is received, the task checks the value of the - * data, and if the value equals the expected 100, toggles an LED. The 'block - * time' parameter passed to the queue receive function specifies that the - * task should be held in the Blocked state indefinitely to wait for data to - * be available on the queue. The queue receive task will only leave the - * Blocked state when the queue send task writes to the queue. As the queue - * send task writes to the queue every 200 milliseconds, the queue receive - * task leaves the Blocked state every 200 milliseconds, and therefore toggles - * the LED every 200 milliseconds. - */ - -/* Kernel includes. */ -#include "FreeRTOS.h" -#include "task.h" -#include "semphr.h" - -/* Renesas includes. */ -#include -#include "r_cg_macrodriver.h" -#include "r_cg_userdefine.h" - -/* Priorities at which the tasks are created. */ -#define mainQUEUE_RECEIVE_TASK_PRIORITY ( tskIDLE_PRIORITY + 2 ) -#define mainQUEUE_SEND_TASK_PRIORITY ( tskIDLE_PRIORITY + 1 ) - -/* The rate at which data is sent to the queue. The 200ms value is converted -to ticks using the portTICK_PERIOD_MS constant. */ -#define mainQUEUE_SEND_FREQUENCY_MS ( 200 / portTICK_PERIOD_MS ) - -/* The number of items the queue can hold. This is 1 as the receive task -will remove items as they are added, meaning the send task should always find -the queue empty. */ -#define mainQUEUE_LENGTH ( 1 ) - -/*-----------------------------------------------------------*/ - -/* - * Called by main when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 1 in - * main.c. - */ -void main_blinky( void ); - -/* - * The tasks as described in the comments at the top of this file. - */ -static void prvQueueReceiveTask( void *pvParameters ); -static void prvQueueSendTask( void *pvParameters ); - -/*-----------------------------------------------------------*/ - -/* The queue used by both tasks. */ -static QueueHandle_t xQueue = NULL; - -/*-----------------------------------------------------------*/ - -void main_blinky( void ) -{ - /* Create the queue. */ - xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( uint32_t ) ); - - if( xQueue != NULL ) - { - /* Start the two tasks as described in the comments at the top of this - file. */ - xTaskCreate( prvQueueReceiveTask, /* The function that implements the task. */ - "Rx", /* The text name assigned to the task - for debug only as it is not used by the kernel. */ - configMINIMAL_STACK_SIZE, /* The size of the stack to allocate to the task. */ - NULL, /* The parameter passed to the task - not used in this case. */ - mainQUEUE_RECEIVE_TASK_PRIORITY, /* The priority assigned to the task. */ - NULL ); /* The task handle is not required, so NULL is passed. */ - - xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL ); - - /* Start the tasks and timer running. */ - vTaskStartScheduler(); - } - - /* If all is well, the scheduler will now be running, and the following - line will never be reached. If the following line does execute, then - there was either insufficient FreeRTOS heap memory available for the idle - and/or timer tasks to be created, or vTaskStartScheduler() was called from - User mode. See the memory management section on the FreeRTOS web site for - more details on the FreeRTOS heap http://www.freertos.org/a00111.html. The - mode from which main() is called is set in the C start up code and must be - a privileged mode (not user mode). */ - for( ;; ); -} -/*-----------------------------------------------------------*/ - -static void prvQueueSendTask( void *pvParameters ) -{ -TickType_t xNextWakeTime; -const unsigned long ulValueToSend = 100UL; - - /* Remove compiler warning about unused parameter. */ - ( void ) pvParameters; - - /* Initialise xNextWakeTime - this only needs to be done once. */ - xNextWakeTime = xTaskGetTickCount(); - - for( ;; ) - { - /* Place this task in the blocked state until it is time to run again. */ - vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS ); - - /* Send to the queue - causing the queue receive task to unblock and - toggle the LED. 0 is used as the block time so the sending operation - will not block - it shouldn't need to block as the queue should always - be empty at this point in the code. */ - xQueueSend( xQueue, &ulValueToSend, 0U ); - } -} -/*-----------------------------------------------------------*/ - -static void prvQueueReceiveTask( void *pvParameters ) -{ -unsigned long ulReceivedValue; -const unsigned long ulExpectedValue = 100UL; - - /* Remove compiler warning about unused parameter. */ - ( void ) pvParameters; - - for( ;; ) - { - /* Wait until something arrives in the queue - this task will block - indefinitely provided INCLUDE_vTaskSuspend is set to 1 in - FreeRTOSConfig.h. */ - xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY ); - - /* To get here something must have been received from the queue, but - is it the expected value? If it is, toggle the LED. */ - if( ulReceivedValue == ulExpectedValue ) - { - LED0 = !LED0; - ulReceivedValue = 0U; - } - } -} -/*-----------------------------------------------------------*/ - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h deleted file mode 100644 index 50f3250c9..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h +++ /dev/null @@ -1,167 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - - -#ifndef FREERTOS_CONFIG_H -#define FREERTOS_CONFIG_H - -#ifdef __ICCRX__ - #include - #include -#endif - -#ifdef __GNUC__ - #include "iodefine.h" -#endif - -/*----------------------------------------------------------- - * Application specific definitions. - * - * These definitions should be adjusted for your particular hardware and - * application requirements. - * - * THESE PARAMETERS ARE DESCRIBED WITHIN THE 'CONFIGURATION' SECTION OF THE - * FreeRTOS API DOCUMENTATION AVAILABLE ON THE FreeRTOS.org WEB SITE. - * - * See http://www.freertos.org/a00110.html. - *----------------------------------------------------------*/ - -#define configUSE_PREEMPTION 1 -#define configUSE_IDLE_HOOK 0 -#define configUSE_TICK_HOOK 1 -#define configCPU_CLOCK_HZ ( 32000000 ) /* Set in mcu_info.h. */ -#define configPERIPHERAL_CLOCK_HZ ( 32000000 ) /* Set in muc_info.h. */ -#define configTICK_RATE_HZ ( ( TickType_t ) 1000 ) -#define configMINIMAL_STACK_SIZE ( ( unsigned short ) 125 ) -#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 45 * 1024 ) ) -#define configMAX_TASK_NAME_LEN ( 12 ) -#define configUSE_TRACE_FACILITY 1 -#define configUSE_16_BIT_TICKS 0 -#define configIDLE_SHOULD_YIELD 1 -#define configUSE_CO_ROUTINES 0 -#define configUSE_MUTEXES 1 -#define configGENERATE_RUN_TIME_STATS 0 -#define configCHECK_FOR_STACK_OVERFLOW 2 -#define configUSE_RECURSIVE_MUTEXES 1 -#define configQUEUE_REGISTRY_SIZE 0 -#define configUSE_MALLOC_FAILED_HOOK 0 -#define configUSE_APPLICATION_TASK_TAG 0 -#define configUSE_COUNTING_SEMAPHORES 1 - -#define configMAX_PRIORITIES ( 7 ) -#define configMAX_CO_ROUTINE_PRIORITIES ( 2 ) - -/* Software timer definitions. */ -#define configUSE_TIMERS 1 -#define configTIMER_TASK_PRIORITY ( configMAX_PRIORITIES - 1 ) -#define configTIMER_QUEUE_LENGTH 5 -#define configTIMER_TASK_STACK_DEPTH ( configMINIMAL_STACK_SIZE ) - -/* The interrupt priority used by the kernel itself for the tick interrupt and -the pended interrupt. This would normally be the lowest priority. */ -#define configKERNEL_INTERRUPT_PRIORITY 1 - -/* The maximum interrupt priority from which FreeRTOS API calls can be made. -Interrupts that use a priority above this will not be effected by anything the -kernel is doing. */ -#define configMAX_SYSCALL_INTERRUPT_PRIORITY 4 - -/* Set the following definitions to 1 to include the API function, or zero -to exclude the API function. */ - -#define INCLUDE_vTaskPrioritySet 1 -#define INCLUDE_uxTaskPriorityGet 1 -#define INCLUDE_vTaskDelete 1 -#define INCLUDE_vTaskCleanUpResources 0 -#define INCLUDE_vTaskSuspend 1 -#define INCLUDE_vTaskDelayUntil 1 -#define INCLUDE_vTaskDelay 1 -#define INCLUDE_uxTaskGetStackHighWaterMark 1 -#define INCLUDE_xTaskGetSchedulerState 1 -#define INCLUDE_eTaskGetState 1 -#define INCLUDE_xTimerPendFunctionCall 1 - -#define configASSERT( x ) if( ( x ) == 0 ) { taskDISABLE_INTERRUPTS(); for( ;; ); } - -/* The configPRE_SLEEP_PROCESSING() and configPOST_SLEEP_PROCESSING() macros -allow the application writer to add additional code before and after the MCU is -placed into the low power state respectively. The implementations provided in -this demo can be extended to save even more power - for example the analog -input used by the low power demo could be switched off in the pre-sleep macro -and back on again in the post sleep macro. */ -void vPreSleepProcessing( unsigned long xExpectedIdleTime ); -void vPostSleepProcessing( unsigned long xExpectedIdleTime ); -#define configPRE_SLEEP_PROCESSING( xExpectedIdleTime ) vPreSleepProcessing( xExpectedIdleTime ); -#define configPOST_SLEEP_PROCESSING( xExpectedIdleTime ) vPostSleepProcessing( xExpectedIdleTime ); - -/* configTICK_VECTOR must be set to the interrupt vector used by the peripheral -that generates the tick interrupt. */ -#define configTICK_VECTOR VECT_CMT0_CMI0 - -#endif /* FREERTOS_CONFIG_H */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.c deleted file mode 100644 index 5fc16a555..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.c +++ /dev/null @@ -1,187 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -/* - * This file contains the non-portable and therefore RX62N specific parts of - * the IntQueue standard demo task - namely the configuration of the timers - * that generate the interrupts and the interrupt entry points. - */ - -/* Scheduler includes. */ -#include "FreeRTOS.h" -#include "task.h" - -/* Demo includes. */ -#include "IntQueueTimer.h" -#include "IntQueue.h" - -#define tmrTIMER_0_1_FREQUENCY ( 2000UL ) -#define tmrTIMER_2_3_FREQUENCY ( 2111UL ) - -void vInitialiseTimerForIntQueueTest( void ) -{ - /* Ensure interrupts do not start until full configuration is complete. */ - portENTER_CRITICAL(); - { - /* Give write access. */ - SYSTEM.PRCR.WORD = 0xa502; - - /* Cascade two 8bit timer channels to generate the interrupts. - 8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are - utilised for this test. */ - - /* Enable the timers. */ - SYSTEM.MSTPCRA.BIT.MSTPA5 = 0; - SYSTEM.MSTPCRA.BIT.MSTPA4 = 0; - - /* Enable compare match A interrupt request. */ - TMR0.TCR.BIT.CMIEA = 1; - TMR2.TCR.BIT.CMIEA = 1; - - /* Clear the timer on compare match A. */ - TMR0.TCR.BIT.CCLR = 1; - TMR2.TCR.BIT.CCLR = 1; - - /* Set the compare match value. */ - TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); - TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); - - /* 16 bit operation ( count from timer 1,2 ). */ - TMR0.TCCR.BIT.CSS = 3; - TMR2.TCCR.BIT.CSS = 3; - - /* Use PCLK as the input. */ - TMR1.TCCR.BIT.CSS = 1; - TMR3.TCCR.BIT.CSS = 1; - - /* Divide PCLK by 8. */ - TMR1.TCCR.BIT.CKS = 2; - TMR3.TCCR.BIT.CKS = 2; - - /* Enable TMR 0, 2 interrupts. */ - TMR0.TCR.BIT.CMIEA = 1; - TMR2.TCR.BIT.CMIEA = 1; - - /* Set interrupt priority and enable. */ - IPR( TMR0, CMIA0 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1; - IR( TMR0, CMIA0 ) = 0U; - IEN( TMR0, CMIA0 ) = 1U; - - /* Do the same for TMR2, but to vector 129. */ - IPR( TMR2, CMIA2 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 2; - IR( TMR2, CMIA2 ) = 0U; - IEN( TMR2, CMIA2 ) = 1U; - } - portEXIT_CRITICAL(); -} -/*-----------------------------------------------------------*/ - -#ifdef __GNUC__ - - void vIntQTimerISR0( void ) __attribute__ ((interrupt)); - void vIntQTimerISR1( void ) __attribute__ ((interrupt)); - - void vIntQTimerISR0( void ) - { - /* Enable interrupts to allow interrupt nesting. */ - __asm volatile( "setpsw i" ); - - portYIELD_FROM_ISR( xFirstTimerHandler() ); - } - /*-----------------------------------------------------------*/ - - void vIntQTimerISR1( void ) - { - /* Enable interrupts to allow interrupt nesting. */ - __asm volatile( "setpsw i" ); - - portYIELD_FROM_ISR( xSecondTimerHandler() ); - } - -#endif /* __GNUC__ */ - -#ifdef __ICCRX__ - -#pragma vector = VECT_TMR0_CMIA0 -__interrupt void vT0_1InterruptHandler( void ) -{ - __enable_interrupt(); - portYIELD_FROM_ISR( xFirstTimerHandler() ); -} -/*-----------------------------------------------------------*/ - -#pragma vector = VECT_TMR2_CMIA2 -__interrupt void vT2_3InterruptHandler( void ) -{ - __enable_interrupt(); - portYIELD_FROM_ISR( xSecondTimerHandler() ); -} - -#endif /* __ICCRX__ */ - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.h deleted file mode 100644 index fcf9f8c1f..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/IntQueueTimer.h +++ /dev/null @@ -1,78 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -#ifndef INT_QUEUE_TIMER_H -#define INT_QUEUE_TIMER_H - -void vInitialiseTimerForIntQueueTest( void ); -portBASE_TYPE xTimer0Handler( void ); -portBASE_TYPE xTimer1Handler( void ); - -#endif - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_GCC.S b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_GCC.S deleted file mode 100644 index 0d8d1e4cf..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_GCC.S +++ /dev/null @@ -1,235 +0,0 @@ -;/* -; FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. -; All rights reserved -; -; VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. -; -; *************************************************************************** -; * * -; * FreeRTOS provides completely free yet professionally developed, * -; * robust, strictly quality controlled, supported, and cross * -; * platform software that has become a de facto standard. * -; * * -; * Help yourself get started quickly and support the FreeRTOS * -; * project by purchasing a FreeRTOS tutorial book, reference * -; * manual, or both from: http://www.FreeRTOS.org/Documentation * -; * * -; * Thank you! * -; * * -; *************************************************************************** -; -; This file is part of the FreeRTOS distribution. -; -; FreeRTOS is free software; you can redistribute it and/or modify it under -; the terms of the GNU General Public License (version 2) as published by the -; Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. -; -; >>! NOTE: The modification to the GPL is included to allow you to distribute -; >>! a combined work that includes FreeRTOS without being obliged to provide -; >>! the source code for proprietary components outside of the FreeRTOS -; >>! kernel. -; -; FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY -; WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS -; FOR A PARTICULAR PURPOSE. Full license text is available from the following -; link: http://www.freertos.org/a00114.html -; -; 1 tab == 4 spaces! -; -; *************************************************************************** -; * * -; * Having a problem? Start by reading the FAQ "My application does * -; * not run, what could be wrong?" * -; * * -; * http://www.FreeRTOS.org/FAQHelp.html * -; * * -; *************************************************************************** -; -; http://www.FreeRTOS.org - Documentation, books, training, latest versions, -; license and Real Time Engineers Ltd. contact details.; -; -; http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, -; including FreeRTOS+Trace - an indispensable productivity tool, a DOS -; compatible FAT file system, and our tiny thread aware UDP/IP stack. -; -; http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High -; Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS -; licenses offer ticketed support, indemnification and middleware. -; -; http://www.SafeRTOS.com - High Integrity Systems also provide a safety -; engineered and independently SIL3 certified version for use in safety and -; mission critical applications that require provable dependability. -; -; 1 tab == 4 spaces! -;*/ - - .global _vRegTest1Implementation - .global _vRegTest2Implementation - - .extern _ulRegTest1LoopCounter - .extern _ulRegTest2LoopCounter - - .text - - -;/* This function is explained in the comments at the top of main.c. */ -_vRegTest1Implementation: - - ; Put a known value in each register. - MOV.L #1, R1 - MOV.L #2, R2 - MOV.L #3, R3 - MOV.L #4, R4 - MOV.L #5, R5 - MOV.L #6, R6 - MOV.L #7, R7 - MOV.L #8, R8 - MOV.L #9, R9 - MOV.L #10, R10 - MOV.L #11, R11 - MOV.L #12, R12 - MOV.L #13, R13 - MOV.L #14, R14 - MOV.L #15, R15 - - ; Loop, checking each itteration that each register still contains the - ; expected value. -TestLoop1: - - ; Push the registers that are going to get clobbered. - PUSHM R14-R15 - - ; Increment the loop counter to show this task is still getting CPU time. - MOV.L #_ulRegTest1LoopCounter, R14 - MOV.L [ R14 ], R15 - ADD #1, R15 - MOV.L R15, [ R14 ] - - ; Yield to extend the text coverage. Set the bit in the ITU SWINTR register. - MOV.L #1, R14 - MOV.L #0872E0H, R15 - MOV.B R14, [R15] - NOP - NOP - - ; Restore the clobbered registers. - POPM R14-R15 - - ; Now compare each register to ensure it still contains the value that was - ; set before this loop was entered. - CMP #1, R1 - BNE RegTest1Error - CMP #2, R2 - BNE RegTest1Error - CMP #3, R3 - BNE RegTest1Error - CMP #4, R4 - BNE RegTest1Error - CMP #5, R5 - BNE RegTest1Error - CMP #6, R6 - BNE RegTest1Error - CMP #7, R7 - BNE RegTest1Error - CMP #8, R8 - BNE RegTest1Error - CMP #9, R9 - BNE RegTest1Error - CMP #10, R10 - BNE RegTest1Error - CMP #11, R11 - BNE RegTest1Error - CMP #12, R12 - BNE RegTest1Error - CMP #13, R13 - BNE RegTest1Error - CMP #14, R14 - BNE RegTest1Error - CMP #15, R15 - BNE RegTest1Error - - ; All comparisons passed, start a new itteratio of this loop. - BRA TestLoop1 - -RegTest1Error: - ; A compare failed, just loop here so the loop counter stops incrementing - ; causing the check task to indicate the error. - BRA RegTest1Error -;/*-----------------------------------------------------------*/ - -;/* This function is explained in the comments at the top of main.c. */ -_vRegTest2Implementation: - - ; Put a known value in each register. - MOV.L #10, R1 - MOV.L #20, R2 - MOV.L #30, R3 - MOV.L #40, R4 - MOV.L #50, R5 - MOV.L #60, R6 - MOV.L #70, R7 - MOV.L #80, R8 - MOV.L #90, R9 - MOV.L #100, R10 - MOV.L #110, R11 - MOV.L #120, R12 - MOV.L #130, R13 - MOV.L #140, R14 - MOV.L #150, R15 - - ; Loop, checking on each itteration that each register still contains the - ; expected value. -TestLoop2: - - ; Push the registers that are going to get clobbered. - PUSHM R14-R15 - - ; Increment the loop counter to show this task is still getting CPU time. - MOV.L #_ulRegTest2LoopCounter, R14 - MOV.L [ R14 ], R15 - ADD #1, R15 - MOV.L R15, [ R14 ] - - ; Restore the clobbered registers. - POPM R14-R15 - - CMP #10, R1 - BNE RegTest2Error - CMP #20, R2 - BNE RegTest2Error - CMP #30, R3 - BNE RegTest2Error - CMP #40, R4 - BNE RegTest2Error - CMP #50, R5 - BNE RegTest2Error - CMP #60, R6 - BNE RegTest2Error - CMP #70, R7 - BNE RegTest2Error - CMP #80, R8 - BNE RegTest2Error - CMP #90, R9 - BNE RegTest2Error - CMP #100, R10 - BNE RegTest2Error - CMP #110, R11 - BNE RegTest2Error - CMP #120, R12 - BNE RegTest2Error - CMP #130, R13 - BNE RegTest2Error - CMP #140, R14 - BNE RegTest2Error - CMP #150, R15 - BNE RegTest2Error - - ; All comparisons passed, start a new itteratio of this loop. - BRA TestLoop2 - -RegTest2Error: - ; A compare failed, just loop here so the loop counter stops incrementing - ; - causing the check task to indicate the error. - BRA RegTest2Error - - .END diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_IAR.s b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_IAR.s deleted file mode 100644 index b5e790f4d..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/RegTest_IAR.s +++ /dev/null @@ -1,269 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - - PUBLIC _vRegTest1Implementation - PUBLIC _vRegTest2Implementation - - EXTERN _ulRegTest1CycleCount - EXTERN _ulRegTest2CycleCount - - RSEG CODE:CODE(4) - -_vRegTest1Implementation: - - /* Set each register to a known value. */ - MOV.L #0x33333333, R15 - MVTACHI R15 - MOV.L #0x44444444, R15 - MVTACLO R15 - MOV.L #1, R1 - MOV.L #2, R2 - MOV.L #3, R3 - MOV.L #4, R4 - MOV.L #5, R5 - MOV.L #6, R6 - MOV.L #7, R7 - MOV.L #8, R8 - MOV.L #9, R9 - MOV.L #10, R10 - MOV.L #11, R11 - MOV.L #12, R12 - MOV.L #13, R13 - MOV.L #14, R14 - MOV.L #15, R15 - - /* Loop, checking each iteration that each register still contains the - expected value. */ - TestLoop1: - - /* Push the registers that are going to get clobbered. */ - PUSHM R14-R15 - - /* Increment the loop counter to show this task is still getting CPU - time. */ - MOV.L #_ulRegTest1CycleCount, R14 - MOV.L [ R14 ], R15 - ADD #1, R15 - MOV.L R15, [ R14 ] - - /* Yield to extend the text coverage. Set the bit in the ITU SWINTR - register. */ - MOV.L #1, R14 - MOV.L #0872E0H, R15 - MOV.B R14, [R15] - NOP - NOP - - /* Check the accumulator value. */ - MVFACHI R15 - CMP #0x33333333, R15 - BNE RegTest2Error - MVFACMI R15 - CMP #0x33334444, R15 - BNE RegTest2Error - - /* Restore the clobbered registers. */ - POPM R14-R15 - - /* Now compare each register to ensure it still contains the value that - was set before this loop was entered. */ - CMP #1, R1 - BNE RegTest1Error - CMP #2, R2 - BNE RegTest1Error - CMP #3, R3 - BNE RegTest1Error - CMP #4, R4 - BNE RegTest1Error - CMP #5, R5 - BNE RegTest1Error - CMP #6, R6 - BNE RegTest1Error - CMP #7, R7 - BNE RegTest1Error - CMP #8, R8 - BNE RegTest1Error - CMP #9, R9 - BNE RegTest1Error - CMP #10, R10 - BNE RegTest1Error - CMP #11, R11 - BNE RegTest1Error - CMP #12, R12 - BNE RegTest1Error - CMP #13, R13 - BNE RegTest1Error - CMP #14, R14 - BNE RegTest1Error - CMP #15, R15 - BNE RegTest1Error - - /* All comparisons passed, start a new iteration of this loop. */ - BRA TestLoop1 - - /* A compare failed, just loop here so the loop counter stops - incrementing causing the check timer to indicate the error. */ - RegTest1Error: - BRA RegTest1Error - -/*-----------------------------------------------------------*/ - -_vRegTest2Implementation: - - /* Set each register to a known value. */ - MOV.L #0x11111111, R15 - MVTACHI R15 - MOV.L #0x22222222, R15 - MVTACLO R15 - MOV.L #100, R1 - MOV.L #200, R2 - MOV.L #300, R3 - MOV.L #400, R4 - MOV.L #500, R5 - MOV.L #600, R6 - MOV.L #700, R7 - MOV.L #800, R8 - MOV.L #900, R9 - MOV.L #1000, R10 - MOV.L #1001, R11 - MOV.L #1002, R12 - MOV.L #1003, R13 - MOV.L #1004, R14 - MOV.L #1005, R15 - - /* Loop, checking each iteration that each register still contains the - expected value. */ - TestLoop2: - - /* Push the registers that are going to get clobbered. */ - PUSHM R14-R15 - - /* Increment the loop counter to show this task is still getting CPU - time. */ - MOV.L #_ulRegTest2CycleCount, R14 - MOV.L [ R14 ], R15 - ADD #1, R15 - MOV.L R15, [ R14 ] - - /* Check the accumulator value. */ - MVFACHI R15 - CMP #0x11111111, R15 - BNE RegTest2Error - MVFACMI R15 - CMP #0x11112222, R15 - BNE RegTest2Error - - /* Restore the clobbered registers. */ - POPM R14-R15 - - /* Now compare each register to ensure it still contains the value that - was set before this loop was entered. */ - CMP #100, R1 - BNE RegTest2Error - CMP #200, R2 - BNE RegTest2Error - CMP #300, R3 - BNE RegTest2Error - CMP #400, R4 - BNE RegTest2Error - CMP #500, R5 - BNE RegTest2Error - CMP #600, R6 - BNE RegTest2Error - CMP #700, R7 - BNE RegTest2Error - CMP #800, R8 - BNE RegTest2Error - CMP #900, R9 - BNE RegTest2Error - CMP #1000, R10 - BNE RegTest2Error - CMP #1001, R11 - BNE RegTest2Error - CMP #1002, R12 - BNE RegTest2Error - CMP #1003, R13 - BNE RegTest2Error - CMP #1004, R14 - BNE RegTest2Error - CMP #1005, R15 - BNE RegTest2Error - - /* All comparisons passed, start a new iteration of this loop. */ - BRA TestLoop2 - - /* A compare failed, just loop here so the loop counter stops - incrementing causing the check timer to indicate the error. */ - RegTest2Error: - BRA RegTest2Error - -/*-----------------------------------------------------------*/ - - END - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/main_full.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/main_full.c deleted file mode 100644 index bae60b1d3..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Full_Demo/main_full.c +++ /dev/null @@ -1,505 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -/****************************************************************************** - * NOTE 1: This project provides two demo applications. A simple blinky - * style project, and a more comprehensive test and demo application. The - * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting in main.c is used to - * select between the two. See the notes on using - * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY in main.c. This file implements the - * comprehensive version. - * - * NOTE 2: This file only contains the source code that is specific to the - * full demo. Generic functions, such FreeRTOS hook functions, and functions - * required to configure the hardware, are defined in main.c. - * - ****************************************************************************** - * - * main_full() creates all the demo application tasks and software timers, then - * starts the scheduler. The web documentation provides more details of the - * standard demo application tasks, which provide no particular functionality, - * but do provide a good example of how to use the FreeRTOS API. - * - * In addition to the standard demo tasks, the following tasks and tests are - * defined and/or created within this file: - * - * "Reg test" tasks - These fill both the core and floating point registers with - * known values, then check that each register maintains its expected value for - * the lifetime of the task. Each task uses a different set of values. The reg - * test tasks execute with a very low priority, so get preempted very - * frequently. A register containing an unexpected value is indicative of an - * error in the context switching mechanism. - * - * "Check" task - The check task period is initially set to three seconds. The - * task checks that all the standard demo tasks, and the register check tasks, - * are not only still executing, but are executing without reporting any errors. - * If the check task discovers that a task has either stalled, or reported an - * error, then it changes its own execution period from the initial three - * seconds, to just 200ms. The check task also toggles an LED each time it is - * called. This provides a visual indication of the system status: If the LED - * toggles every three seconds, then no issues have been discovered. If the LED - * toggles every 200ms, then an issue has been discovered with at least one - * task. - */ - -/* Standard includes. */ -#include - -/* Kernel includes. */ -#include "FreeRTOS.h" -#include "task.h" -#include "timers.h" -#include "semphr.h" - -/* Standard demo application includes. */ -#include "flop.h" -#include "semtest.h" -#include "dynamic.h" -#include "BlockQ.h" -#include "blocktim.h" -#include "countsem.h" -#include "GenQTest.h" -#include "recmutex.h" -#include "death.h" -#include "partest.h" -#include "comtest2.h" -#include "serial.h" -#include "TimerDemo.h" -#include "QueueOverwrite.h" -#include "IntQueue.h" -#include "EventGroupsDemo.h" -#include "TaskNotify.h" -#include "IntSemTest.h" - -/* Renesas includes. */ -#include -#include "r_cg_macrodriver.h" -#include "r_cg_userdefine.h" - -/* Priorities for the demo application tasks. */ -#define mainSEM_TEST_PRIORITY ( tskIDLE_PRIORITY + 1UL ) -#define mainBLOCK_Q_PRIORITY ( tskIDLE_PRIORITY + 2UL ) -#define mainCREATOR_TASK_PRIORITY ( tskIDLE_PRIORITY + 3UL ) -#define mainFLOP_TASK_PRIORITY ( tskIDLE_PRIORITY ) -#define mainUART_COMMAND_CONSOLE_STACK_SIZE ( configMINIMAL_STACK_SIZE * 3UL ) -#define mainCOM_TEST_TASK_PRIORITY ( tskIDLE_PRIORITY + 2 ) -#define mainCHECK_TASK_PRIORITY ( configMAX_PRIORITIES - 1 ) -#define mainQUEUE_OVERWRITE_PRIORITY ( tskIDLE_PRIORITY ) - -/* The priority used by the UART command console task. */ -#define mainUART_COMMAND_CONSOLE_TASK_PRIORITY ( configMAX_PRIORITIES - 2 ) - -/* A block time of zero simply means "don't block". */ -#define mainDONT_BLOCK ( 0UL ) - -/* The period after which the check timer will expire, in ms, provided no errors -have been reported by any of the standard demo tasks. ms are converted to the -equivalent in ticks using the portTICK_PERIOD_MS constant. */ -#define mainNO_ERROR_CHECK_TASK_PERIOD ( 3000UL / portTICK_PERIOD_MS ) - -/* The period at which the check timer will expire, in ms, if an error has been -reported in one of the standard demo tasks. ms are converted to the equivalent -in ticks using the portTICK_PERIOD_MS constant. */ -#define mainERROR_CHECK_TASK_PERIOD ( 200UL / portTICK_PERIOD_MS ) - -/* Parameters that are passed into the register check tasks solely for the -purpose of ensuring parameters are passed into tasks correctly. */ -#define mainREG_TEST_1_PARAMETER ( ( void * ) 0x12121212UL ) -#define mainREG_TEST_2_PARAMETER ( ( void * ) 0x12345678UL ) - -/* The base period used by the timer test tasks. */ -#define mainTIMER_TEST_PERIOD ( 50 ) - -/*-----------------------------------------------------------*/ - -/* - * Entry point for the comprehensive demo (as opposed to the simple blinky - * demo). - */ -void main_full( void ); - -/* - * The full demo includes some functionality called from the tick hook. - */ -void vFullDemoTickHook( void ); - - /* - * The check task, as described at the top of this file. - */ -static void prvCheckTask( void *pvParameters ); - -/* - * Register check tasks, and the tasks used to write over and check the contents - * of the registers, as described at the top of this file. The nature of these - * files necessitates that they are written in assembly, but the entry points - * are kept in the C file for the convenience of checking the task parameter. - */ -static void prvRegTest1Task( void *pvParameters ); -static void prvRegTest2Task( void *pvParameters ); -void vRegTest1Implementation( void ); -void vRegTest2Implementation( void ); - -/* - * A high priority task that does nothing other than execute at a pseudo random - * time to ensure the other test tasks don't just execute in a repeating - * pattern. - */ -static void prvPseudoRandomiser( void *pvParameters ); - -/*-----------------------------------------------------------*/ - -/* The following two variables are used to communicate the status of the -register check tasks to the check task. If the variables keep incrementing, -then the register check tasks have not discovered any errors. If a variable -stops incrementing, then an error has been found. */ -volatile unsigned long ulRegTest1LoopCounter = 0UL, ulRegTest2LoopCounter = 0UL; - -/* String for display in the web server. It is set to an error message if the -check task detects an error. */ -const char *pcStatusMessage = "All tasks running without error"; -/*-----------------------------------------------------------*/ - -void main_full( void ) -{ - /* Start all the other standard demo/test tasks. They have no particular - functionality, but do demonstrate how to use the FreeRTOS API and test the - kernel port. */ - vStartInterruptQueueTasks(); - vStartDynamicPriorityTasks(); - vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY ); - vCreateBlockTimeTasks(); - vStartCountingSemaphoreTasks(); - vStartGenericQueueTasks( tskIDLE_PRIORITY ); - vStartRecursiveMutexTasks(); - vStartSemaphoreTasks( mainSEM_TEST_PRIORITY ); -//_RB_ vStartMathTasks( mainFLOP_TASK_PRIORITY ); - vStartTimerDemoTask( mainTIMER_TEST_PERIOD ); - vStartQueueOverwriteTask( mainQUEUE_OVERWRITE_PRIORITY ); - vStartEventGroupTasks(); - vStartTaskNotifyTask(); - vStartInterruptSemaphoreTasks(); - - /* Create the register check tasks, as described at the top of this file */ - xTaskCreate( prvRegTest1Task, "RegTst1", configMINIMAL_STACK_SIZE, mainREG_TEST_1_PARAMETER, tskIDLE_PRIORITY, NULL ); - xTaskCreate( prvRegTest2Task, "RegTst2", configMINIMAL_STACK_SIZE, mainREG_TEST_2_PARAMETER, tskIDLE_PRIORITY, NULL ); - - /* Create the task that just adds a little random behaviour. */ - xTaskCreate( prvPseudoRandomiser, "Rnd", configMINIMAL_STACK_SIZE, NULL, configMAX_PRIORITIES - 1, NULL ); - - /* Create the task that performs the 'check' functionality, as described at - the top of this file. */ - xTaskCreate( prvCheckTask, "Check", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL ); - - /* The set of tasks created by the following function call have to be - created last as they keep account of the number of tasks they expect to see - running. */ - vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY ); - - /* Start the scheduler. */ - vTaskStartScheduler(); - - /* If all is well, the scheduler will now be running, and the following - line will never be reached. If the following line does execute, then - there was either insufficient FreeRTOS heap memory available for the idle - and/or timer tasks to be created, or vTaskStartScheduler() was called from - User mode. See the memory management section on the FreeRTOS web site for - more details on the FreeRTOS heap http://www.freertos.org/a00111.html. The - mode from which main() is called is set in the C start up code and must be - a privileged mode (not user mode). */ - for( ;; ); -} -/*-----------------------------------------------------------*/ - -static void prvCheckTask( void *pvParameters ) -{ -TickType_t xDelayPeriod = mainNO_ERROR_CHECK_TASK_PERIOD; -TickType_t xLastExecutionTime; -static unsigned long ulLastRegTest1Value = 0, ulLastRegTest2Value = 0; -unsigned long ulErrorFound = pdFALSE; - - /* Just to stop compiler warnings. */ - ( void ) pvParameters; - - /* Initialise xLastExecutionTime so the first call to vTaskDelayUntil() - works correctly. */ - xLastExecutionTime = xTaskGetTickCount(); - - /* Cycle for ever, delaying then checking all the other tasks are still - operating without error. The onboard LED is toggled on each iteration. - If an error is detected then the delay period is decreased from - mainNO_ERROR_CHECK_TASK_PERIOD to mainERROR_CHECK_TASK_PERIOD. This has the - effect of increasing the rate at which the onboard LED toggles, and in so - doing gives visual feedback of the system status. */ - for( ;; ) - { - /* Delay until it is time to execute again. */ - vTaskDelayUntil( &xLastExecutionTime, xDelayPeriod ); - - /* Check all the demo tasks (other than the flash tasks) to ensure - that they are all still running, and that none have detected an error. */ - if( xAreIntQueueTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 0UL; - } - -#ifdef _RB_ - if( xAreMathsTaskStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 1UL; - } -#endif - if( xAreDynamicPriorityTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 2UL; - } - - if( xAreBlockingQueuesStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 3UL; - } - - if ( xAreBlockTimeTestTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 4UL; - } - - if ( xAreGenericQueueTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 5UL; - } - - if ( xAreRecursiveMutexTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 6UL; - } - - if( xIsCreateTaskStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 7UL; - } - - if( xAreSemaphoreTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 8UL; - } - - if( xAreTimerDemoTasksStillRunning( ( TickType_t ) mainNO_ERROR_CHECK_TASK_PERIOD ) != pdPASS ) - { - ulErrorFound |= 1UL << 9UL; - } - - if( xAreCountingSemaphoreTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 10UL; - } - - if( xIsQueueOverwriteTaskStillRunning() != pdPASS ) - { - ulErrorFound |= 1UL << 11UL; - } - - if( xAreEventGroupTasksStillRunning() != pdPASS ) - { - ulErrorFound |= 1UL << 12UL; - } - - if( xAreTaskNotificationTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 13UL; - } - - if( xAreInterruptSemaphoreTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 14UL; - } - - /* Check that the register test 1 task is still running. */ - if( ulLastRegTest1Value == ulRegTest1LoopCounter ) - { - ulErrorFound |= 1UL << 15UL; - } - ulLastRegTest1Value = ulRegTest1LoopCounter; - - /* Check that the register test 2 task is still running. */ - if( ulLastRegTest2Value == ulRegTest2LoopCounter ) - { - ulErrorFound |= 1UL << 16UL; - } - ulLastRegTest2Value = ulRegTest2LoopCounter; - - /* Toggle the check LED to give an indication of the system status. If - the LED toggles every mainNO_ERROR_CHECK_TASK_PERIOD milliseconds then - everything is ok. A faster toggle indicates an error. */ - LED0 = !LED0; - - if( ulErrorFound != pdFALSE ) - { - /* An error has been detected in one of the tasks - flash the LED - at a higher frequency to give visible feedback that something has - gone wrong (it might just be that the loop back connector required - by the comtest tasks has not been fitted). */ - xDelayPeriod = mainERROR_CHECK_TASK_PERIOD; - pcStatusMessage = "Error found in at least one task."; - } - } -} -/*-----------------------------------------------------------*/ - -static void prvPseudoRandomiser( void *pvParameters ) -{ -const uint32_t ulMultiplier = 0x015a4e35UL, ulIncrement = 1UL, ulMinDelay = ( 35 / portTICK_PERIOD_MS ); -volatile uint32_t ulNextRand = ( uint32_t ) &pvParameters, ulValue; - - /* This task does nothing other than ensure there is a little bit of - disruption in the scheduling pattern of the other tasks. Normally this is - done by generating interrupts at pseudo random times. */ - for( ;; ) - { - ulNextRand = ( ulMultiplier * ulNextRand ) + ulIncrement; - ulValue = ( ulNextRand >> 16UL ) & 0xffUL; - - if( ulValue < ulMinDelay ) - { - ulValue = ulMinDelay; - } - - vTaskDelay( ulValue ); - - while( ulValue > 0 ) - { - __asm volatile( "NOP" ); - __asm volatile( "NOP" ); - __asm volatile( "NOP" ); - __asm volatile( "NOP" ); - __asm volatile( "NOP" ); - __asm volatile( "NOP" ); - __asm volatile( "NOP" ); - - ulValue--; - } - } -} -/*-----------------------------------------------------------*/ - -void vFullDemoTickHook( void ) -{ - /* The full demo includes a software timer demo/test that requires - prodding periodically from the tick interrupt. */ - vTimerPeriodicISRTests(); - - /* Call the periodic queue overwrite from ISR demo. */ - vQueueOverwritePeriodicISRDemo(); - - /* Call the periodic event group from ISR demo. */ - vPeriodicEventGroupsProcessing(); - - /* Use task notifications from an interrupt. */ - xNotifyTaskFromISR(); - - /* Use mutexes from interrupts. */ - vInterruptSemaphorePeriodicTest(); -} -/*-----------------------------------------------------------*/ - -/* This function is explained in the comments at the top of this file. */ -static void prvRegTest1Task( void *pvParameters ) -{ - if( pvParameters != mainREG_TEST_1_PARAMETER ) - { - /* The parameter did not contain the expected value. */ - for( ;; ) - { - /* Stop the tick interrupt so its obvious something has gone wrong. */ - taskDISABLE_INTERRUPTS(); - } - } - - /* This is an inline asm function that never returns. */ - vRegTest1Implementation(); -} -/*-----------------------------------------------------------*/ - -/* This function is explained in the comments at the top of this file. */ -static void prvRegTest2Task( void *pvParameters ) -{ - if( pvParameters != mainREG_TEST_2_PARAMETER ) - { - /* The parameter did not contain the expected value. */ - for( ;; ) - { - /* Stop the tick interrupt so its obvious something has gone wrong. */ - taskDISABLE_INTERRUPTS(); - } - } - - /* This is an inline asm function that never returns. */ - vRegTest2Implementation(); -} -/*-----------------------------------------------------------*/ - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/PriorityDefinitions.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/PriorityDefinitions.h deleted file mode 100644 index 1516a0753..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/PriorityDefinitions.h +++ /dev/null @@ -1,86 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -#ifndef PRIORITY_DEFINITIONS_H -#define PRIORITY_DEFINITIONS_H - -#ifndef __IASMRX__ - #error This file is only intended to be included from the FreeRTOS IAR port layer assembly file. -#endif - -/* The interrupt priority used by the kernel itself for the tick interrupt and -the pended interrupt. This would normally be the lowest priority. */ -#define configKERNEL_INTERRUPT_PRIORITY 1 - -/* The maximum interrupt priority from which FreeRTOS API calls can be made. -Interrupts that use a priority above this will not be effected by anything the -kernel is doing. */ -#define configMAX_SYSCALL_INTERRUPT_PRIORITY 4 - -#endif /* PRIORITY_DEFINITIONS_H */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.c deleted file mode 100644 index 68d4ab84f..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.c +++ /dev/null @@ -1,418 +0,0 @@ -/***************************************************************/ -/* */ -/* PROJECT NAME : RTOSDemo */ -/* FILE : interrupt_handlers.c */ -/* DESCRIPTION : Interrupt Handler */ -/* CPU SERIES : RX100 */ -/* CPU TYPE : RX113 */ -/* */ -/* This file is generated by e2 studio. */ -/* */ -/***************************************************************/ - - - - -/************************************************************************/ -/* File Version: V1.1A */ -/* History : 1.00 (2013-11-18) [Hardware Manual Revision : 0.40] */ -/* : 1.10 (2014-02-26) [Hardware Manual Revision : 0.50] */ -/* : 1.1A (2015-04-20) [Hardware Manual Revision : 1.02] */ -/* Date Generated: 25/05/2015 */ -/************************************************************************/ - -#include "interrupt_handlers.h" - -// INT_Exception(Supervisor Instruction) -void INT_Excep_SuperVisorInst(void){/* brk(){ } */} - -// INT_Exception(Undefined Instruction) -void INT_Excep_UndefinedInst(void){/* brk(){ } */} - -// NMI -void INT_NonMaskableInterrupt(void){/* brk(){ } */} - -// Dummy -void INT_Dummy(void){/* brk(){ } */} - -// BRK -void INT_Excep_BRK(void){/* wait();*/ } - -// BSC BUSERR -void INT_Excep_BSC_BUSERR(void){ } - -// FCU FRDYI -void INT_Excep_FCU_FRDYI(void){ } - -// ICU SWINT -void INT_Excep_ICU_SWINT(void){ } - -// CMT0 CMI0 -void INT_Excep_CMT0_CMI0(void){ } - -// CMT1 CMI1 -void INT_Excep_CMT1_CMI1(void){ } - -// CMT2 CMI2 -void INT_Excep_CMT2_CMI2(void){ } - -// CMT3 CMI3 -void INT_Excep_CMT3_CMI3(void){ } - -// CAC FERRF -void INT_Excep_CAC_FERRF(void){ } - -// CAC MENDF -void INT_Excep_CAC_MENDF(void){ } - -// CAC OVFF -void INT_Excep_CAC_OVFF(void){ } - -// USB0 D0FIFO0 -void INT_Excep_USB0_D0FIFO0(void){ } - -// USB0 D1FIFO0 -void INT_Excep_USB0_D1FIFO0(void){ } - -// USB0 USBI0 -void INT_Excep_USB0_USBI0(void){ } - -// RSPI0 SPEI0 -void INT_Excep_RSPI0_SPEI0(void){ } - -// RSPI0 SPRI0 -void INT_Excep_RSPI0_SPRI0(void){ } - -// RSPI0 SPTI0 -void INT_Excep_RSPI0_SPTI0(void){ } - -// RSPI0 SPII0 -void INT_Excep_RSPI0_SPII0(void){ } - -// DOC DOPCF -void INT_Excep_DOC_DOPCF(void){ } - -// CMPB CMPB0 -void INT_Excep_CMPB_CMPB0(void){ } - -// CMPB CMPB1 -void INT_Excep_CMPB_CMPB1(void){ } - -// CTSU CTSUWR -void INT_Excep_CTSU_CTSUWR(void){ } - -// CTSU CTSURD -void INT_Excep_CTSU_CTSURD(void){ } - -// CTSU CTSUFN -void INT_Excep_CTSU_CTSUFN(void){ } - -// RTC CUP -void INT_Excep_RTC_CUP(void){ } - -// ICU IRQ0 -void INT_Excep_ICU_IRQ0(void){ } - -// ICU IRQ1 -void INT_Excep_ICU_IRQ1(void){ } - -// ICU IRQ2 -void INT_Excep_ICU_IRQ2(void){ } - -// ICU IRQ3 -void INT_Excep_ICU_IRQ3(void){ } - -// ICU IRQ4 -void INT_Excep_ICU_IRQ4(void){ } - -// ICU IRQ5 -void INT_Excep_ICU_IRQ5(void){ } - -// ICU IRQ6 -void INT_Excep_ICU_IRQ6(void){ } - -// ICU IRQ7 -void INT_Excep_ICU_IRQ7(void){ } - -// ELC ELSR8I -void INT_Excep_ELC_ELSR8I(void){ } - -// LVD LVD1 -void INT_Excep_LVD_LVD1(void){ } - -// LVD LVD2 -void INT_Excep_LVD_LVD2(void){ } - -// USB0 USBR0 -void INT_Excep_USB0_USBR0(void){ } - -// RTC ALM -void INT_Excep_RTC_ALM(void){ } - -// RTC PRD -void INT_Excep_RTC_PRD(void){ } - -// S12AD S12ADI0 -void INT_Excep_S12AD_S12ADI0(void){ } - -// S12AD GBADI -void INT_Excep_S12AD_GBADI(void){ } - -// ELC ELSR18I -void INT_Excep_ELC_ELSR18I(void){ } - -// SSI0 SSIF0 -void INT_Excep_SSI0_SSIF0(void){ } - -// SSI0 SSIRXI0 -void INT_Excep_SSI0_SSIRXI0(void){ } - -// SSI0 SSITXI0 -void INT_Excep_SSI0_SSITXI0(void){ } - -// MTU0 TGIA0 -void INT_Excep_MTU0_TGIA0(void){ } - -// MTU0 TGIB0 -void INT_Excep_MTU0_TGIB0(void){ } - -// MTU0 TGIC0 -void INT_Excep_MTU0_TGIC0(void){ } - -// MTU0 TGID0 -void INT_Excep_MTU0_TGID0(void){ } - -// MTU0 TCIV0 -void INT_Excep_MTU0_TCIV0(void){ } - -// MTU0 TGIE0 -void INT_Excep_MTU0_TGIE0(void){ } - -// MTU0 TGIF0 -void INT_Excep_MTU0_TGIF0(void){ } - -// MTU1 TGIA1 -void INT_Excep_MTU1_TGIA1(void){ } - -// MTU1 TGIB1 -void INT_Excep_MTU1_TGIB1(void){ } - -// MTU1 TCIV1 -void INT_Excep_MTU1_TCIV1(void){ } - -// MTU1 TCIU1 -void INT_Excep_MTU1_TCIU1(void){ } - -// MTU2 TGIA2 -void INT_Excep_MTU2_TGIA2(void){ } - -// MTU2 TGIB2 -void INT_Excep_MTU2_TGIB2(void){ } - -// MTU2 TCIV2 -void INT_Excep_MTU2_TCIV2(void){ } - -// MTU2 TCIU2 -void INT_Excep_MTU2_TCIU2(void){ } - -// MTU3 TGIA3 -void INT_Excep_MTU3_TGIA3(void){ } - -// MTU3 TGIB3 -void INT_Excep_MTU3_TGIB3(void){ } - -// MTU3 TGIC3 -void INT_Excep_MTU3_TGIC3(void){ } - -// MTU3 TGID3 -void INT_Excep_MTU3_TGID3(void){ } - -// MTU3 TCIV3 -void INT_Excep_MTU3_TCIV3(void){ } - -// MTU4 TGIA4 -void INT_Excep_MTU4_TGIA4(void){ } - -// MTU4 TGIB4 -void INT_Excep_MTU4_TGIB4(void){ } - -// MTU4 TGIC4 -void INT_Excep_MTU4_TGIC4(void){ } - -// MTU4 TGID4 -void INT_Excep_MTU4_TGID4(void){ } - -// MTU4 TCIV4 -void INT_Excep_MTU4_TCIV4(void){ } - -// MTU5 TGIU5 -void INT_Excep_MTU5_TGIU5(void){ } - -// MTU5 TGIV5 -void INT_Excep_MTU5_TGIV5(void){ } - -// MTU5 TGIW5 -void INT_Excep_MTU5_TGIW5(void){ } - -// POE OEI1 -void INT_Excep_POE_OEI1(void){ } - -// POE OEI2 -void INT_Excep_POE_OEI2(void){ } - -// TMR0 CMIA0 -void INT_Excep_TMR0_CMIA0(void){ } - -// TMR0 CMIB0 -void INT_Excep_TMR0_CMIB0(void){ } - -// TMR0 OVI0 -void INT_Excep_TMR0_OVI0(void){ } - -// TMR1 CMIA1 -void INT_Excep_TMR1_CMIA1(void){ } - -// TMR1 CMIB1 -void INT_Excep_TMR1_CMIB1(void){ } - -// TMR1 OVI1 -void INT_Excep_TMR1_OVI1(void){ } - -// TMR2 CMIA2 -void INT_Excep_TMR2_CMIA2(void){ } - -// TMR2 CMIB2 -void INT_Excep_TMR2_CMIB2(void){ } - -// TMR2 OVI2 -void INT_Excep_TMR2_OVI2(void){ } - -// TMR3 CMIA3 -void INT_Excep_TMR3_CMIA3(void){ } - -// TMR3 CMIB3 -void INT_Excep_TMR3_CMIB3(void){ } - -// TMR3 OVI3 -void INT_Excep_TMR3_OVI3(void){ } - -// SCI2 ERI2 -void INT_Excep_SCI2_ERI2(void){ } - -// SCI2 RXI2 -void INT_Excep_SCI2_RXI2(void){ } - -// SCI2 TXI2 -void INT_Excep_SCI2_TXI2(void){ } - -// SCI2 TEI2 -void INT_Excep_SCI2_TEI2(void){ } - -// SCI0 ERI0 -void INT_Excep_SCI0_ERI0(void){ } - -// SCI0 RXI0 -void INT_Excep_SCI0_RXI0(void){ } - -// SCI0 TXI0 -void INT_Excep_SCI0_TXI0(void){ } - -// SCI0 TEI0 -void INT_Excep_SCI0_TEI0(void){ } - -// SCI1 ERI1 -void INT_Excep_SCI1_ERI1(void){ } - -// SCI1 RXI1 -void INT_Excep_SCI1_RXI1(void){ } - -// SCI1 TXI1 -void INT_Excep_SCI1_TXI1(void){ } - -// SCI1 TEI1 -void INT_Excep_SCI1_TEI1(void){ } - -// SCI5 ERI5 -void INT_Excep_SCI5_ERI5(void){ } - -// SCI5 RXI5 -void INT_Excep_SCI5_RXI5(void){ } - -// SCI5 TXI5 -void INT_Excep_SCI5_TXI5(void){ } - -// SCI5 TEI5 -void INT_Excep_SCI5_TEI5(void){ } - -// SCI6 ERI6 -void INT_Excep_SCI6_ERI6(void){ } - -// SCI6 RXI6 -void INT_Excep_SCI6_RXI6(void){ } - -// SCI6 TXI6 -void INT_Excep_SCI6_TXI6(void){ } - -// SCI6 TEI6 -void INT_Excep_SCI6_TEI6(void){ } - -// SCI8 ERI8 -void INT_Excep_SCI8_ERI8(void){ } - -// SCI8 RXI8 -void INT_Excep_SCI8_RXI8(void){ } - -// SCI8 TXI8 -void INT_Excep_SCI8_TXI8(void){ } - -// SCI8 TEI8 -void INT_Excep_SCI8_TEI8(void){ } - -// SCI9 ERI9 -void INT_Excep_SCI9_ERI9(void){ } - -// SCI9 RXI9 -void INT_Excep_SCI9_RXI9(void){ } - -// SCI9 TXI9 -void INT_Excep_SCI9_TXI9(void){ } - -// SCI9 TEI9 -void INT_Excep_SCI9_TEI9(void){ } - -// SCI12 ERI12 -void INT_Excep_SCI12_ERI12(void){ } - -// SCI12 RXI12 -void INT_Excep_SCI12_RXI12(void){ } - -// SCI12 TXI12 -void INT_Excep_SCI12_TXI12(void){ } - -// SCI12 TEI12 -void INT_Excep_SCI12_TEI12(void){ } - -// SCI12 SCIX0 -void INT_Excep_SCI12_SCIX0(void){ } - -// SCI12 SCIX1 -void INT_Excep_SCI12_SCIX1(void){ } - -// SCI12 SCIX2 -void INT_Excep_SCI12_SCIX2(void){ } - -// SCI12 SCIX3 -void INT_Excep_SCI12_SCIX3(void){ } - -// RIIC0 EEI0 -void INT_Excep_RIIC0_EEI0(void){ } - -// RIIC0 RXI0 -void INT_Excep_RIIC0_RXI0(void){ } - -// RIIC0 TXI0 -void INT_Excep_RIIC0_TXI0(void){ } - -// RIIC0 TEI0 -void INT_Excep_RIIC0_TEI0(void){ } - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.h deleted file mode 100644 index 92cbbbc4a..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/interrupt_handlers.h +++ /dev/null @@ -1,442 +0,0 @@ -/***************************************************************/ -/* */ -/* PROJECT NAME : RTOSDemo */ -/* FILE : interrupt_handlers.h */ -/* DESCRIPTION : Interrupt Handler Declarations */ -/* CPU SERIES : RX100 */ -/* CPU TYPE : RX113 */ -/* */ -/* This file is generated by e2 studio. */ -/* */ -/***************************************************************/ - - - - -/************************************************************************ -* -* Device : RX/RX100/RX113 -* -* File Name : vect.h -* -* Abstract : Definition of Vector. -* -* History : 1.00 (2013-11-18) [Hardware Manual Revision : 0.40] -* : 1.10 (2014-02-26) [Hardware Manual Revision : 0.50] -* : 1.1A (2015-04-20) [Hardware Manual Revision : 1.02] -* -* NOTE : THIS IS A TYPICAL EXAMPLE. -* -* Copyright (C) 2015 (2013 - 2014) Renesas Electronics Corporation. -* -********************************************************************+++*/ -/************************************************************************/ -/* File Version: V1.1A */ -/* History : 1.00 (2013-11-18) [Hardware Manual Revision : 0.40] */ -/* : 1.10 (2014-02-26) [Hardware Manual Revision : 0.50] */ -/* : 1.1A (2015-04-20) [Hardware Manual Revision : 1.02] */ -/* Date Generated: 25/05/2015 */ -/************************************************************************/ - -#ifndef INTERRUPT_HANDLERS_H -#define INTERRUPT_HANDLERS_H - -// INT_Exception(Supervisor Instruction) -void INT_Excep_SuperVisorInst(void) __attribute__ ((interrupt)); - -// INT_Exception(Undefined Instruction) -void INT_Excep_UndefinedInst(void) __attribute__ ((interrupt)); - -// NMI -void INT_NonMaskableInterrupt(void) __attribute__ ((interrupt)); - -// Dummy -void INT_Dummy(void) __attribute__ ((interrupt)); - -// BRK -void INT_Excep_BRK(void) __attribute__ ((interrupt)); - -// BSC BUSERR -void INT_Excep_BSC_BUSERR(void) __attribute__ ((interrupt)); - -// FCU FRDYI -void INT_Excep_FCU_FRDYI(void) __attribute__ ((interrupt)); - -// ICU SWINT -void INT_Excep_ICU_SWINT(void) __attribute__ ((interrupt)); - -// CMT0 CMI0 -void INT_Excep_CMT0_CMI0(void) __attribute__ ((interrupt)); - -// CMT1 CMI1 -void INT_Excep_CMT1_CMI1(void) __attribute__ ((interrupt)); - -// CMT2 CMI2 -void INT_Excep_CMT2_CMI2(void) __attribute__ ((interrupt)); - -// CMT3 CMI3 -void INT_Excep_CMT3_CMI3(void) __attribute__ ((interrupt)); - -// CAC FERRF -void INT_Excep_CAC_FERRF(void) __attribute__ ((interrupt)); - -// CAC MENDF -void INT_Excep_CAC_MENDF(void) __attribute__ ((interrupt)); - -// CAC OVFF -void INT_Excep_CAC_OVFF(void) __attribute__ ((interrupt)); - -// USB0 D0FIFO0 -void INT_Excep_USB0_D0FIFO0(void) __attribute__ ((interrupt)); - -// USB0 D1FIFO0 -void INT_Excep_USB0_D1FIFO0(void) __attribute__ ((interrupt)); - -// USB0 USBI0 -void INT_Excep_USB0_USBI0(void) __attribute__ ((interrupt)); - -// RSPI0 SPEI0 -void INT_Excep_RSPI0_SPEI0(void) __attribute__ ((interrupt)); - -// RSPI0 SPRI0 -void INT_Excep_RSPI0_SPRI0(void) __attribute__ ((interrupt)); - -// RSPI0 SPTI0 -void INT_Excep_RSPI0_SPTI0(void) __attribute__ ((interrupt)); - -// RSPI0 SPII0 -void INT_Excep_RSPI0_SPII0(void) __attribute__ ((interrupt)); - -// DOC DOPCF -void INT_Excep_DOC_DOPCF(void) __attribute__ ((interrupt)); - -// CMPB CMPB0 -void INT_Excep_CMPB_CMPB0(void) __attribute__ ((interrupt)); - -// CMPB CMPB1 -void INT_Excep_CMPB_CMPB1(void) __attribute__ ((interrupt)); - -// CTSU CTSUWR -void INT_Excep_CTSU_CTSUWR(void) __attribute__ ((interrupt)); - -// CTSU CTSURD -void INT_Excep_CTSU_CTSURD(void) __attribute__ ((interrupt)); - -// CTSU CTSUFN -void INT_Excep_CTSU_CTSUFN(void) __attribute__ ((interrupt)); - -// RTC CUP -void INT_Excep_RTC_CUP(void) __attribute__ ((interrupt)); - -// ICU IRQ0 -void INT_Excep_ICU_IRQ0(void) __attribute__ ((interrupt)); - -// ICU IRQ1 -void INT_Excep_ICU_IRQ1(void) __attribute__ ((interrupt)); - -// ICU IRQ2 -void INT_Excep_ICU_IRQ2(void) __attribute__ ((interrupt)); - -// ICU IRQ3 -void INT_Excep_ICU_IRQ3(void) __attribute__ ((interrupt)); - -// ICU IRQ4 -void INT_Excep_ICU_IRQ4(void) __attribute__ ((interrupt)); - -// ICU IRQ5 -void INT_Excep_ICU_IRQ5(void) __attribute__ ((interrupt)); - -// ICU IRQ6 -void INT_Excep_ICU_IRQ6(void) __attribute__ ((interrupt)); - -// ICU IRQ7 -void INT_Excep_ICU_IRQ7(void) __attribute__ ((interrupt)); - -// ELC ELSR8I -void INT_Excep_ELC_ELSR8I(void) __attribute__ ((interrupt)); - -// LVD LVD1 -void INT_Excep_LVD_LVD1(void) __attribute__ ((interrupt)); - -// LVD LVD2 -void INT_Excep_LVD_LVD2(void) __attribute__ ((interrupt)); - -// USB0 USBR0 -void INT_Excep_USB0_USBR0(void) __attribute__ ((interrupt)); - -// RTC ALM -void INT_Excep_RTC_ALM(void) __attribute__ ((interrupt)); - -// RTC PRD -void INT_Excep_RTC_PRD(void) __attribute__ ((interrupt)); - -// S12AD S12ADI0 -void INT_Excep_S12AD_S12ADI0(void) __attribute__ ((interrupt)); - -// S12AD GBADI -void INT_Excep_S12AD_GBADI(void) __attribute__ ((interrupt)); - -// ELC ELSR18I -void INT_Excep_ELC_ELSR18I(void) __attribute__ ((interrupt)); - -// SSI0 SSIF0 -void INT_Excep_SSI0_SSIF0(void) __attribute__ ((interrupt)); - -// SSI0 SSIRXI0 -void INT_Excep_SSI0_SSIRXI0(void) __attribute__ ((interrupt)); - -// SSI0 SSITXI0 -void INT_Excep_SSI0_SSITXI0(void) __attribute__ ((interrupt)); - -// MTU0 TGIA0 -void INT_Excep_MTU0_TGIA0(void) __attribute__ ((interrupt)); - -// MTU0 TGIB0 -void INT_Excep_MTU0_TGIB0(void) __attribute__ ((interrupt)); - -// MTU0 TGIC0 -void INT_Excep_MTU0_TGIC0(void) __attribute__ ((interrupt)); - -// MTU0 TGID0 -void INT_Excep_MTU0_TGID0(void) __attribute__ ((interrupt)); - -// MTU0 TCIV0 -void INT_Excep_MTU0_TCIV0(void) __attribute__ ((interrupt)); - -// MTU0 TGIE0 -void INT_Excep_MTU0_TGIE0(void) __attribute__ ((interrupt)); - -// MTU0 TGIF0 -void INT_Excep_MTU0_TGIF0(void) __attribute__ ((interrupt)); - -// MTU1 TGIA1 -void INT_Excep_MTU1_TGIA1(void) __attribute__ ((interrupt)); - -// MTU1 TGIB1 -void INT_Excep_MTU1_TGIB1(void) __attribute__ ((interrupt)); - -// MTU1 TCIV1 -void INT_Excep_MTU1_TCIV1(void) __attribute__ ((interrupt)); - -// MTU1 TCIU1 -void INT_Excep_MTU1_TCIU1(void) __attribute__ ((interrupt)); - -// MTU2 TGIA2 -void INT_Excep_MTU2_TGIA2(void) __attribute__ ((interrupt)); - -// MTU2 TGIB2 -void INT_Excep_MTU2_TGIB2(void) __attribute__ ((interrupt)); - -// MTU2 TCIV2 -void INT_Excep_MTU2_TCIV2(void) __attribute__ ((interrupt)); - -// MTU2 TCIU2 -void INT_Excep_MTU2_TCIU2(void) __attribute__ ((interrupt)); - -// MTU3 TGIA3 -void INT_Excep_MTU3_TGIA3(void) __attribute__ ((interrupt)); - -// MTU3 TGIB3 -void INT_Excep_MTU3_TGIB3(void) __attribute__ ((interrupt)); - -// MTU3 TGIC3 -void INT_Excep_MTU3_TGIC3(void) __attribute__ ((interrupt)); - -// MTU3 TGID3 -void INT_Excep_MTU3_TGID3(void) __attribute__ ((interrupt)); - -// MTU3 TCIV3 -void INT_Excep_MTU3_TCIV3(void) __attribute__ ((interrupt)); - -// MTU4 TGIA4 -void INT_Excep_MTU4_TGIA4(void) __attribute__ ((interrupt)); - -// MTU4 TGIB4 -void INT_Excep_MTU4_TGIB4(void) __attribute__ ((interrupt)); - -// MTU4 TGIC4 -void INT_Excep_MTU4_TGIC4(void) __attribute__ ((interrupt)); - -// MTU4 TGID4 -void INT_Excep_MTU4_TGID4(void) __attribute__ ((interrupt)); - -// MTU4 TCIV4 -void INT_Excep_MTU4_TCIV4(void) __attribute__ ((interrupt)); - -// MTU5 TGIU5 -void INT_Excep_MTU5_TGIU5(void) __attribute__ ((interrupt)); - -// MTU5 TGIV5 -void INT_Excep_MTU5_TGIV5(void) __attribute__ ((interrupt)); - -// MTU5 TGIW5 -void INT_Excep_MTU5_TGIW5(void) __attribute__ ((interrupt)); - -// POE OEI1 -void INT_Excep_POE_OEI1(void) __attribute__ ((interrupt)); - -// POE OEI2 -void INT_Excep_POE_OEI2(void) __attribute__ ((interrupt)); - -// TMR0 CMIA0 -void INT_Excep_TMR0_CMIA0(void) __attribute__ ((interrupt)); - -// TMR0 CMIB0 -void INT_Excep_TMR0_CMIB0(void) __attribute__ ((interrupt)); - -// TMR0 OVI0 -void INT_Excep_TMR0_OVI0(void) __attribute__ ((interrupt)); - -// TMR1 CMIA1 -void INT_Excep_TMR1_CMIA1(void) __attribute__ ((interrupt)); - -// TMR1 CMIB1 -void INT_Excep_TMR1_CMIB1(void) __attribute__ ((interrupt)); - -// TMR1 OVI1 -void INT_Excep_TMR1_OVI1(void) __attribute__ ((interrupt)); - -// TMR2 CMIA2 -void INT_Excep_TMR2_CMIA2(void) __attribute__ ((interrupt)); - -// TMR2 CMIB2 -void INT_Excep_TMR2_CMIB2(void) __attribute__ ((interrupt)); - -// TMR2 OVI2 -void INT_Excep_TMR2_OVI2(void) __attribute__ ((interrupt)); - -// TMR3 CMIA3 -void INT_Excep_TMR3_CMIA3(void) __attribute__ ((interrupt)); - -// TMR3 CMIB3 -void INT_Excep_TMR3_CMIB3(void) __attribute__ ((interrupt)); - -// TMR3 OVI3 -void INT_Excep_TMR3_OVI3(void) __attribute__ ((interrupt)); - -// SCI2 ERI2 -void INT_Excep_SCI2_ERI2(void) __attribute__ ((interrupt)); - -// SCI2 RXI2 -void INT_Excep_SCI2_RXI2(void) __attribute__ ((interrupt)); - -// SCI2 TXI2 -void INT_Excep_SCI2_TXI2(void) __attribute__ ((interrupt)); - -// SCI2 TEI2 -void INT_Excep_SCI2_TEI2(void) __attribute__ ((interrupt)); - -// SCI0 ERI0 -void INT_Excep_SCI0_ERI0(void) __attribute__ ((interrupt)); - -// SCI0 RXI0 -void INT_Excep_SCI0_RXI0(void) __attribute__ ((interrupt)); - -// SCI0 TXI0 -void INT_Excep_SCI0_TXI0(void) __attribute__ ((interrupt)); - -// SCI0 TEI0 -void INT_Excep_SCI0_TEI0(void) __attribute__ ((interrupt)); - -// SCI1 ERI1 -void INT_Excep_SCI1_ERI1(void) __attribute__ ((interrupt)); - -// SCI1 RXI1 -void INT_Excep_SCI1_RXI1(void) __attribute__ ((interrupt)); - -// SCI1 TXI1 -void INT_Excep_SCI1_TXI1(void) __attribute__ ((interrupt)); - -// SCI1 TEI1 -void INT_Excep_SCI1_TEI1(void) __attribute__ ((interrupt)); - -// SCI5 ERI5 -void INT_Excep_SCI5_ERI5(void) __attribute__ ((interrupt)); - -// SCI5 RXI5 -void INT_Excep_SCI5_RXI5(void) __attribute__ ((interrupt)); - -// SCI5 TXI5 -void INT_Excep_SCI5_TXI5(void) __attribute__ ((interrupt)); - -// SCI5 TEI5 -void INT_Excep_SCI5_TEI5(void) __attribute__ ((interrupt)); - -// SCI6 ERI6 -void INT_Excep_SCI6_ERI6(void) __attribute__ ((interrupt)); - -// SCI6 RXI6 -void INT_Excep_SCI6_RXI6(void) __attribute__ ((interrupt)); - -// SCI6 TXI6 -void INT_Excep_SCI6_TXI6(void) __attribute__ ((interrupt)); - -// SCI6 TEI6 -void INT_Excep_SCI6_TEI6(void) __attribute__ ((interrupt)); - -// SCI8 ERI8 -void INT_Excep_SCI8_ERI8(void) __attribute__ ((interrupt)); - -// SCI8 RXI8 -void INT_Excep_SCI8_RXI8(void) __attribute__ ((interrupt)); - -// SCI8 TXI8 -void INT_Excep_SCI8_TXI8(void) __attribute__ ((interrupt)); - -// SCI8 TEI8 -void INT_Excep_SCI8_TEI8(void) __attribute__ ((interrupt)); - -// SCI9 ERI9 -void INT_Excep_SCI9_ERI9(void) __attribute__ ((interrupt)); - -// SCI9 RXI9 -void INT_Excep_SCI9_RXI9(void) __attribute__ ((interrupt)); - -// SCI9 TXI9 -void INT_Excep_SCI9_TXI9(void) __attribute__ ((interrupt)); - -// SCI9 TEI9 -void INT_Excep_SCI9_TEI9(void) __attribute__ ((interrupt)); - -// SCI12 ERI12 -void INT_Excep_SCI12_ERI12(void) __attribute__ ((interrupt)); - -// SCI12 RXI12 -void INT_Excep_SCI12_RXI12(void) __attribute__ ((interrupt)); - -// SCI12 TXI12 -void INT_Excep_SCI12_TXI12(void) __attribute__ ((interrupt)); - -// SCI12 TEI12 -void INT_Excep_SCI12_TEI12(void) __attribute__ ((interrupt)); - -// SCI12 SCIX0 -void INT_Excep_SCI12_SCIX0(void) __attribute__ ((interrupt)); - -// SCI12 SCIX1 -void INT_Excep_SCI12_SCIX1(void) __attribute__ ((interrupt)); - -// SCI12 SCIX2 -void INT_Excep_SCI12_SCIX2(void) __attribute__ ((interrupt)); - -// SCI12 SCIX3 -void INT_Excep_SCI12_SCIX3(void) __attribute__ ((interrupt)); - -// RIIC0 EEI0 -void INT_Excep_RIIC0_EEI0(void) __attribute__ ((interrupt)); - -// RIIC0 RXI0 -void INT_Excep_RIIC0_RXI0(void) __attribute__ ((interrupt)); - -// RIIC0 TXI0 -void INT_Excep_RIIC0_TXI0(void) __attribute__ ((interrupt)); - -// RIIC0 TEI0 -void INT_Excep_RIIC0_TEI0(void) __attribute__ ((interrupt)); - -// ;<> -// ;Power On Reset PC -extern void PowerON_Reset_PC(void) __attribute__ ((interrupt)); -// ;<> - -#endif diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.c deleted file mode 100644 index f553edea2..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.c +++ /dev/null @@ -1,112 +0,0 @@ -/******************************************************************************* - * DISCLAIMER - * This software is supplied by Renesas Electronics Corporation and is only - * intended for use with Renesas products. No other uses are authorized. This - * software is owned by Renesas Electronics Corporation and is protected under - * all applicable laws, including copyright laws. - * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING - * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT - * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE - * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. - * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS - * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE - * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR - * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE - * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. - * Renesas reserves the right, without notice, to make changes to this software - * and to discontinue the availability of this software. By using this software, - * you agree to the additional terms and conditions found by accessing the - * following link: - * http://www.renesas.com/disclaimer - *******************************************************************************/ -/* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. */ -/******************************************************************************* - * File Name : r_rsk_async.c - * Version : 1.00 - * Device(s) : R5F51138AxFP - * Tool-Chain : CCRX - * H/W Platform : RSKRX113 - * Description : Functions used to send data via the SCI in asynchronous mode - *******************************************************************************/ -/******************************************************************************* - * History : 26.08.2014 Ver. 1.00 First Release - *******************************************************************************/ - -/******************************************************************************* - System Includes - *******************************************************************************/ -/* Following header file provides string type definitions. */ -#include - -/******************************************************************************* - User Includes (Project Level Includes) - *******************************************************************************/ -/* Defines port registers */ -#include "r_cg_macrodriver.h" -#include "r_cg_sci.h" -#include "r_rsk_async.h" - -/******************************************************************************* - User Defines - *******************************************************************************/ - -/******************************************************************************* - * Global Variables - *******************************************************************************/ - -/* Declaration of the command string to clear the terminal screen */ -static const char cmd_clr_scr[] = -{ 27, 91, 50, 74, 0, 27, 91, 72, 0 }; - -/******************************************************************************* - * Function Prototypes - *******************************************************************************/ - -/* text_write function prototype */ -static void text_write (const char * const msg_string); - -/******************************************************************************* - * Function Name: R_ASYNC_Init - * Description : This function initialises the SCI channel connected to the - * RS232 connector on the RSK. The channel is configured for - * transmission and reception, and instructions are sent to the - * terminal. - * Argument : none - * Return value : none - *******************************************************************************/ -void R_ASYNC_Init (void) -{ - - /* Set up SCI1 receive buffer */ - R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); - - /* Enable SCI1 operations */ - R_SCI1_Start(); - - /* Clear the text on terminal window */ - text_write(cmd_clr_scr); - - /* Display splash screen on terminal window */ - text_write("Renesas RSKRX113 Async Serial \r\n"); - - /* Inform user on how to stop transmission */ - text_write("Press 'z' to stop and any key to resume\r\n\n"); -} -/******************************************************************************* - * End of function R_ASYNC_Init - *******************************************************************************/ - -/******************************************************************************* - * Function Name : text_write - * Description : Transmits null-terminated string. - * Argument : (char*) msg_string - null terminated string - * Return value : None - *******************************************************************************/ -static void text_write (const char * const msg_string) -{ - R_SCI1_AsyncTransmit((uint8_t *) msg_string, (uint16_t) strlen(msg_string)); -} -/******************************************************************************* - * End of function text_write - *******************************************************************************/ - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.h deleted file mode 100644 index ffcadfe36..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/r_rsk_async.h +++ /dev/null @@ -1,50 +0,0 @@ -/******************************************************************************* - * DISCLAIMER - * This software is supplied by Renesas Electronics Corporation and is only - * intended for use with Renesas products. No other uses are authorized. This - * software is owned by Renesas Electronics Corporation and is protected under - * all applicable laws, including copyright laws. - * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING - * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT - * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE - * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. - * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS - * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE - * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR - * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE - * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. - * Renesas reserves the right, without notice, to make changes to this software - * and to discontinue the availability of this software. By using this software, - * you agree to the additional terms and conditions found by accessing the - * following link: - * http://www.renesas.com/disclaimer - *******************************************************************************/ -/* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. */ -/******************************************************************************* - * File Name : r_rsk_async.h - * Version : 1.00 - * Device(s) : R5F51138AxFP - * Tool-Chain : CCRX - * H/W Platform : RSKRX113 - * Description : Functions used to send data via the SCI in asynchronous mode - ******************************************************************************/ -/******************************************************************************* - * History : 26.08.2014 Ver. 1.00 First Release - *******************************************************************************/ - -/******************************************************************************* - * Macro Definitions - *******************************************************************************/ -/* Multiple inclusion prevention macro */ -#ifndef R_RSK_ASYNC_H -#define R_RSK_ASYNC_H - -/******************************************************************************* - * Global Function Prototypes - *******************************************************************************/ -/* initialise asynchronous transmission*/ -void R_ASYNC_Init (void); - -/* End of multiple inclusion prevention macro */ -#endif - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/reset_program.asm b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/reset_program.asm deleted file mode 100644 index 0dabe6f85..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/reset_program.asm +++ /dev/null @@ -1,206 +0,0 @@ -/***************************************************************/ -/* */ -/* PROJECT NAME : RTOSDemo */ -/* FILE : reset_program.asm */ -/* DESCRIPTION : Reset Program */ -/* CPU SERIES : RX100 */ -/* CPU TYPE : RX113 */ -/* */ -/* This file is generated by e2 studio. */ -/* */ -/***************************************************************/ - - -/************************************************************************/ -/* File Version: V1.01 */ -/* Date Generated: 04/03/2015 */ -/************************************************************************/ - - /*reset_program.asm*/ - - .list - .section .text - .global _PowerON_Reset /*global Start routine */ - - .extern _HardwareSetup /*external Sub-routine to initialise Hardware*/ - .extern _data - .extern _mdata - .extern _ebss - .extern _bss - .extern _edata - .extern _main - .extern _ustack - .extern _istack - .extern _rvectors - .extern _exit - -_PowerON_Reset : -/* initialise user stack pointer */ - mvtc #_ustack,USP - -/* initialise interrupt stack pointer */ - mvtc #_istack,ISP - -#ifdef __RXv2__ -/* setup exception vector */ - mvtc #_ExceptVectors, extb /* EXCEPTION VECTOR ADDRESS */ -#endif - -/* setup intb */ - mvtc #_rvectors_start, intb /* INTERRUPT VECTOR ADDRESS definition */ - -/* setup FPSW */ - mvtc #100h, fpsw - -/* load data section from ROM to RAM */ - - mov #_mdata,r2 /* src ROM address of data section in R2 */ - mov #_data,r1 /* dest start RAM address of data section in R1 */ - mov #_edata,r3 /* end RAM address of data section in R3 */ - sub r1,r3 /* size of data section in R3 (R3=R3-R1) */ -#ifdef __RX_ALLOW_STRING_INSNS__ - smovf /* block copy R3 bytes from R2 to R1 */ -#else - cmp #0, r3 - beq 2f - -1: mov.b [r2+], r5 - mov.b r5, [r1+] - sub #1, r3 - bne 1b -2: -#endif - - -/* bss initialisation : zero out bss */ - - mov #00h,r2 /* load R2 reg with zero */ - mov #_ebss, r3 /* store the end address of bss in R3 */ - mov #_bss, r1 /* store the start address of bss in R1 */ - sub r1,r3 /* size of bss section in R3 (R3=R3-R1) */ - sstr.b -/* call the hardware initialiser */ - mov #_HardwareSetup,r7 - jsr r7 - nop - -/* setup PSW */ - mvtc #10000h, psw /* Set Ubit & Ibit for PSW */ - -/* change PSW PM to user-mode */ - MVFC PSW,R1 -//DO NOT SWITCH TO USER MODE OR #00100000h,R1 - PUSH.L R1 - MVFC PC,R1 - ADD #10,R1 - PUSH.L R1 - RTE - NOP - NOP -#ifdef CPPAPP - mov #__rx_init,r7 - jsr r7 -#endif -/* start user program */ - mov #_main,r7 - jsr r7 - mov #_exit,r7 - jsr r7 - -#ifdef CPPAPP - .global _rx_run_preinit_array - .type _rx_run_preinit_array,@function -_rx_run_preinit_array: - mov #__preinit_array_start,r1 - mov #__preinit_array_end,r2 - mov #_rx_run_inilist,r7 - jsr r7 - - .global _rx_run_init_array - .type _rx_run_init_array,@function -_rx_run_init_array: - mov #__init_array_start,r1 - mov #__init_array_end,r2 - mov #4, r3 - mov #_rx_run_inilist,r7 - jsr r7 - - .global _rx_run_fini_array - .type _rx_run_fini_array,@function -_rx_run_fini_array: - mov #__fini_array_start,r2 - mov #__fini_array_end,r1 - mov #-4, r3 - /* fall through */ - -_rx_run_inilist: -next_inilist: - cmp r1,r2 - beq.b done_inilist - mov.l [r1],r4 - cmp #-1, r4 - beq.b skip_inilist - cmp #0, r4 - beq.b skip_inilist - pushm r1-r3 - jsr r4 - popm r1-r3 -skip_inilist: - add r3,r1 - mov #next_inilist,r7 - jsr r7 -done_inilist: - rts - - .section .init,"ax" - .balign 4 - - .global __rx_init -__rx_init: - - .section .fini,"ax" - .balign 4 - - .global __rx_fini -__rx_fini: - mov #_rx_run_fini_array,r7 - jsr r7 - - .section .sdata - .balign 4 - .global __gp - .weak __gp -__gp: - - .section .data - .global ___dso_handle - .weak ___dso_handle -___dso_handle: - .long 0 - - .section .init,"ax" - mov #_rx_run_preinit_array,r7 - jsr r7 - mov #_rx_run_init_array,r7 - jsr r7 - rts - - .global __rx_init_end -__rx_init_end: - - .section .fini,"ax" - - rts - .global __rx_fini_end -__rx_fini_end: - -#endif - -/* call to exit*/ -_exit: - bra _loop_here -_loop_here: - bra _loop_here - - .text - .end diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/typedefine.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/typedefine.h deleted file mode 100644 index a86382ea4..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/typedefine.h +++ /dev/null @@ -1,28 +0,0 @@ -/***************************************************************/ -/* */ -/* PROJECT NAME : RTOSDemo */ -/* FILE : typedefine.h */ -/* DESCRIPTION : Aliases of Integer Type */ -/* CPU SERIES : RX100 */ -/* CPU TYPE : RX113 */ -/* */ -/* This file is generated by e2 studio. */ -/* */ -/***************************************************************/ - - -/************************************************************************/ -/* File Version: V1.00 */ -/* Date Generated: 08/07/2013 */ -/************************************************************************/ - -typedef signed char _SBYTE; -typedef unsigned char _UBYTE; -typedef signed short _SWORD; -typedef unsigned short _UWORD; -typedef signed int _SINT; -typedef unsigned int _UINT; -typedef signed long _SDWORD; -typedef unsigned long _UDWORD; -typedef signed long long _SQWORD; -typedef unsigned long long _UQWORD; diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/vector_table.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/vector_table.c deleted file mode 100644 index 937a79efd..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/Renesas_Code/vector_table.c +++ /dev/null @@ -1,620 +0,0 @@ -/***************************************************************/ -/* */ -/* PROJECT NAME : RTOSDemo */ -/* FILE : vector_table.c */ -/* DESCRIPTION : Vector Table */ -/* CPU SERIES : RX100 */ -/* CPU TYPE : RX113 */ -/* */ -/* This file is generated by e2 studio. */ -/* */ -/***************************************************************/ - - -/************************************************************************/ -/* File Version: V1.00 */ -/* Date Generated: 20/08/2014 */ -/************************************************************************/ - -#include "interrupt_handlers.h" - -typedef void (*fp) (void); -extern void PowerON_Reset (void); -extern void stack (void); -extern void vPortSoftwareInterruptISR( void ); -extern void vPortTickISR( void ); -extern void vIntQTimerISR0( void ); -extern void vIntQTimerISR1( void ); - -#define FVECT_SECT __attribute__ ((section (".fvectors"))) - -const void *HardwareVectors[] FVECT_SECT = { -//;0xffffff80 MDES Endian Select Register -#ifdef __RX_LITTLE_ENDIAN__ -(fp)0xffffffff, -#endif -#ifdef __RX_BIG_ENDIAN__ -(fp)0xfffffff8, -#endif -//;0xffffff84 Reserved - (fp)0, -//;0xffffff88 OFS1 - (fp)0xFFFFFFFF, -//;0xffffff8C OFS0 - (fp)0xFFFFFFFF, -//;0xffffff90 Reserved - (fp)0, -//;0xffffff94 Reserved - (fp)0, -//;0xffffff98 Reserved - (fp)0, -//;0xffffff9C Reserved - (fp)0, -//;0xffffffA0 Reserved - (fp)0, - //;0xffffffA4 Reserved - (fp)0, -//;0xffffffA8 Reserved - (fp)0, -//;0xffffffAC Reserved - (fp)0, -//;0xffffffB0 Reserved - (fp)0, -//;0xffffffB4 Reserved - (fp)0, -//;0xffffffB8 Reserved - (fp)0, -//;0xffffffBC Reserved - (fp)0, -//;0xffffffC0 Reserved - (fp)0, -//;0xffffffC4 Reserved - (fp)0, -//;0xffffffC8 Reserved - (fp)0, -//;0xffffffCC Reserved - (fp)0, -//;0xffffffd0 Exception(Supervisor Instruction) - INT_Excep_SuperVisorInst, -//;0xffffffd4 Reserved - (fp)0, -//;0xffffffd8 Reserved - (fp)0, -//;0xffffffdc Exception(Undefined Instruction) - INT_Excep_UndefinedInst, -//;0xffffffe0 Reserved - (fp)0, -//;0xffffffe4 Reserved - (fp)0, -//;0xffffffe8 Reserved - (fp)0, -//;0xffffffec Reserved - (fp)0, -//;0xfffffff0 Reserved - (fp)0, -//;0xfffffff4 Reserved - (fp)0, -//;0xfffffff8 NMI - INT_NonMaskableInterrupt, -//;0xfffffffc RESET -//;<> -//;Power On Reset PC - PowerON_Reset -//;<> -}; -#define RVECT_SECT __attribute__ ((section (".rvectors"))) - -const fp RelocatableVectors[] RVECT_SECT = { -//;0x0000 BRK - (fp)INT_Excep_BRK, -//;0x0004 Reserved - (fp)0, -//;0x0008 Reserved - (fp)0, -//;0x000C Reserved - (fp)0, -//;0x0010 Reserved - (fp)0, -//;0x0014 Reserved - (fp)0, -//;0x0018 Reserved - (fp)0, -//;0x001C Reserved - (fp)0, -//;0x0020 Reserved - (fp)0, -//;0x0024 Reserved - (fp)0, -//;0x0028 Reserved - (fp)0, -//;0x002C Reserved - (fp)0, -//;0x0030 Reserved - (fp)0, -//;0x0034 Reserved - (fp)0, -//;0x0038 Reserved - (fp)0, -//;0x003C Reserved - (fp)0, -//;0x0040 BSC_BUSERR - (fp)INT_Excep_BSC_BUSERR, -//;0x0044 Reserved - (fp)0, -//;0x0048 Reserved - (fp)0, -//;0x004C Reserved - (fp)0, -//;0x0050 Reserved - (fp)0, -//;0x0054 FCUERR - (fp)0, -//;0x0058 Reserved - (fp)0, -//;0x005C FRDYI - (fp)INT_Excep_FCU_FRDYI, -//;0x0060 Reserved - (fp)0, -//;0x0064 Reserved - (fp)0, -//;0x0068 Reserved - (fp)0, -//;0x006C ICU_SWINT - (fp)vPortSoftwareInterruptISR, -//;0x0070 CMT0_CMI0 - (fp)vPortTickISR, -//;0x0074 CMT1_CMI1 - (fp)INT_Excep_CMT1_CMI1, -//;0x0078 CMT2_CMI2 - (fp)INT_Excep_CMT2_CMI2, -//;0x007C CMT3_CMI3 - (fp)INT_Excep_CMT3_CMI3, -//;0x0080 CAC_FERRF - (fp)INT_Excep_CAC_FERRF, -//;0x0084 CAC_MENDF - (fp)INT_Excep_CAC_MENDF, -//;0x0088 CAC_OVFF - (fp)INT_Excep_CAC_OVFF, -//;0x008C Reserved - (fp)0, -//;0x0090 USB0_D0FIFO0 - (fp)INT_Excep_USB0_D0FIFO0, -//;0x0094 USB0_D1FIFO0 - (fp)INT_Excep_USB0_D1FIFO0, -//;0x0098 USB0_USBI0 - (fp)INT_Excep_USB0_USBI0, -//;0x009C Reserved - (fp)0, -//;0x00A0 Reserved - (fp)0, -//;0x00A4 Reserved - (fp)0, -//;0x00A8 Reserved - (fp)0, -//;0x00AC Reserved - (fp)0, -//;0x00B0 RSPI0_SPEI0 - (fp)INT_Excep_RSPI0_SPEI0, -//;0x00B4 RSPI0_SPRI0 - (fp)INT_Excep_RSPI0_SPRI0, -//;0x00B8 RSPI0_SPTI0 - (fp)INT_Excep_RSPI0_SPTI0, -//;0x00BC RSPI0_SPII0 - (fp)INT_Excep_RSPI0_SPII0, -//;0x00C0 Reserved - (fp)0, -//;0x00C4 Reserved - (fp)0, -//;0x00C8 Reserved - (fp)0, -//;0x00CC Reserved - (fp)0, -//;0x00D0 Reserved - (fp)0, -//;0x00D4 Reserved - (fp)0, -//;0x00D8 Reserved - (fp)0, -//;0x00DC Reserved - (fp)0, -//;0x00E0 Reserved - (fp)0, -//;0x00E4 DOC_DOPCF - (fp)INT_Excep_DOC_DOPCF, -//;0x00E8 CMPB_CMPB0 - (fp)INT_Excep_CMPB_CMPB0, -//;0x00EC CMPB_CMPB1 - (fp)INT_Excep_CMPB_CMPB1, -//;0x00F0 CTSU_CTSUWR - (fp)INT_Excep_CTSU_CTSUWR, -//;0x00F4 CTSU_CTSURD - (fp)INT_Excep_CTSU_CTSURD, -//;0x00F8 CTSU_CTSUFN - (fp)INT_Excep_CTSU_CTSUFN, -//;0x00FC Excep_RTC_CUP - (fp)INT_Excep_RTC_CUP, -//;0x0100 IRQ0 - (fp)INT_Excep_ICU_IRQ0, -//;0x0104 IRQ1 - (fp)INT_Excep_ICU_IRQ1, -//;0x0108 IRQ2 - (fp)INT_Excep_ICU_IRQ2, -//;0x010C IRQ3 - (fp)INT_Excep_ICU_IRQ3, -//;0x0110 IRQ4 - (fp)INT_Excep_ICU_IRQ4, -//;0x0114 IRQ5 - (fp)INT_Excep_ICU_IRQ5, -//;0x0118 IRQ6 - (fp)INT_Excep_ICU_IRQ6, -//;0x011C IRQ7 - (fp)INT_Excep_ICU_IRQ7, -//;0x0120 Reserved - (fp)0, -//;0x0124 Reserved - (fp)0, -//;0x0128 Reserved - (fp)0, -//;0x012C Reserved - (fp)0, -//;0x0130 Reserved - (fp)0, -//;0x0134 Reserved - (fp)0, -//;0x0138 Reserved - (fp)0, -//;0x013C Reserved - (fp)0, -//;0x0140 ELC ELSR8I - (fp)INT_Excep_ELC_ELSR8I, -//;0x0144 Reserved - (fp)0, -//;0x0148 Reserved - (fp)0, -//;0x014C Reserved - (fp)0, -//;0x0150 Reserved - (fp)0, -//;0x0154 Reserved - (fp)0, -//;0x0158 Reserved - (fp)0, -//;0x015C Reserved - (fp)0, -//;0x0160 LVD_LVD1 - (fp)INT_Excep_LVD_LVD1, -//;0x0164 LVD_LVD2 - (fp)INT_Excep_LVD_LVD2, -//;0x0168 USB0_USBR0 - (fp)INT_Excep_USB0_USBR0, -//;0x016C Reserved - (fp)0, -//;0x0170 RTC_ALM - (fp)INT_Excep_RTC_ALM, -//;0x0174 RTC_PRD - (fp)INT_Excep_RTC_PRD, -//;0x0178 Reserved - (fp)0, -//;0x017C Reserved - (fp)0, -//;0x0180 Reserved - (fp)0, -//;0x0184 Reserved - (fp)0, -//;0x0188 Reserved - (fp)0, -//;0x018C Reserved - (fp)0, -//;0x0190 Reserved - (fp)0, -//;0x0194 Reserved - (fp)0, -//;0x0198 S12AD_S12ADI0 - (fp)INT_Excep_S12AD_S12ADI0, -//;0x019C S12AD_GBADI - (fp)INT_Excep_S12AD_GBADI, -//104;0x01A0 Reserved - (fp)0, -//105;0x01A4 Reserved - (fp)0, -//;0x01A8 ELC_ELSR18I - (fp)INT_Excep_ELC_ELSR18I, -//;0x01AC Reserved - (fp)0, -//;0x01B0 SSI0_SSIF0 - (fp)INT_Excep_SSI0_SSIF0, -//;0x01B4 SSI0_SSIRXI0 - (fp)INT_Excep_SSI0_SSIRXI0, -//;0x01B8 SSI0_SSITXI0 - (fp)INT_Excep_SSI0_SSITXI0, -//;0x01BC Reserved - (fp)0, -//;0x01C0 Reserved - (fp)0, -//;0x01C4 Reserved - (fp)0, -//;0x01C8 MTU0_TGIA0 - (fp)INT_Excep_MTU0_TGIA0, -//;0x01CC MTU0_TGIB0 - (fp)INT_Excep_MTU0_TGIB0, -//;0x01D0 MTU0_TGIC0 - (fp)INT_Excep_MTU0_TGIC0, -//;0x01D4 MTU0_TGID0 - (fp)INT_Excep_MTU0_TGID0, -//;0x01D8 MTU0_TCIV0 - (fp)INT_Excep_MTU0_TCIV0, -//;0x01DC MTU0_TGIE0 - (fp)INT_Excep_MTU0_TGIE0, -//;0x01E0 MTU0_TGIF0 - (fp)INT_Excep_MTU0_TGIF0, -//;0x01E4 MTU1_TGIA1 - (fp)INT_Excep_MTU1_TGIA1, -//;0x01E8 MTU1_TGIB1 - (fp)INT_Excep_MTU1_TGIB1, -//;0x01EC MTU1_TCIV1 - (fp)INT_Excep_MTU1_TCIV1, -//;0x01F0 MTU1_TCIU1 - (fp)INT_Excep_MTU1_TCIU1, -//;0x01F4 MTU2_TGIA2 - (fp)INT_Excep_MTU2_TGIA2, -//;0x01F8 MTU2_TGIB2 - (fp)INT_Excep_MTU2_TGIB2, -//;0x01FC MTU2_TCIV2 - (fp)INT_Excep_MTU2_TCIV2, -//;0x0200 MTU2_TCIU2 - (fp)INT_Excep_MTU2_TCIU2, -//;0x0204 MTU3_TGIA3 - (fp)INT_Excep_MTU3_TGIA3, -//;0x0208 MTU3_TGIB3 - (fp)INT_Excep_MTU3_TGIB3, -//;0x020C MTU3_TGIC3 - (fp)INT_Excep_MTU3_TGIC3, -//;0x0210 MTU3_TGID3 - (fp)INT_Excep_MTU3_TGID3, -//;0x0214 MTU3_TCIV3 - (fp)INT_Excep_MTU3_TCIV3, -//;0x0218 MTU4_TGIA4 - (fp)INT_Excep_MTU4_TGIA4, -//;0x021C MTU4_TGIB4 - (fp)INT_Excep_MTU4_TGIB4, -//;0x0220 MTU4_TGIC4 - (fp)INT_Excep_MTU4_TGIC4, -//;0x0224 MTU4_TGID4 - (fp)INT_Excep_MTU4_TGID4, -//;0x0228 MTU4_TCIV4 - (fp)INT_Excep_MTU4_TCIV4, -//;0x022C MTU5_TGIU5 - (fp)INT_Excep_MTU5_TGIU5, -//;0x0230 MTU5_TGIV5 - (fp)INT_Excep_MTU5_TGIV5, -//;0x0234 MTU5_TGIW5 - (fp)INT_Excep_MTU5_TGIW5, -//;0x0238 Reserved - (fp)0, -//;0x023C Reserved - (fp)0, -//;0x0240 Reserved - (fp)0, -//;0x0244 Reserved - (fp)0, -//;0x0248 Reserved - (fp)0, -//;0x024C Reserved - (fp)0, -//;0x0250 Reserved - (fp)0, -//;0x0254 Reserved - (fp)0, -//;0x0258 Reserved - (fp)0, -//;0x025C Reserved - (fp)0, -//;0x0260 Reserved - (fp)0, -//;0x0264 Reserved - (fp)0, -//;0x0268 Reserved - (fp)0, -//;0x026C Reserved - (fp)0, -//;0x0270 Reserved - (fp)0, -//;0x0274 Reserved - (fp)0, -//;0x0278 Reserved - (fp)0, -//;0x027C Reserved - (fp)0, -//;0x0280 Reserved - (fp)0, -//;0x0284 Reserved - (fp)0, -//;0x0288 Reserved - (fp)0, -//;0x028C Reserved - (fp)0, -//;0x0290 Reserved - (fp)0, -//;0x0294 Reserved - (fp)0, -//;0x0298 Reserved - (fp)0, -//;0x029C Reserved - (fp)0, -//;0x02A0 Reserved - (fp)0, -//;0x02A4 Reserved - (fp)0, -//;0x02A8 POE_OEI1 - (fp)INT_Excep_POE_OEI1, -//;0x02AC POE_OEI2 - (fp)INT_Excep_POE_OEI2, -//;0x02B0 Reserved - (fp)0, -//;0x02B4 Reserved - (fp)0, -//;0x02B8 TMR0_CMIA0 - (fp)vIntQTimerISR0, -//;0x02BC TMR0_CMIB0 - (fp)INT_Excep_TMR0_CMIB0, -//;0x02C0 TMR0_OVI0 - (fp)INT_Excep_TMR0_OVI0, -//;0x02C4 TMR1_CMIA1 - (fp)INT_Excep_TMR1_CMIA1, -//;0x02C8 TMR1_CMIB1 - (fp)INT_Excep_TMR1_CMIB1, -//;0x02CC TMR1_OVI1 - (fp)INT_Excep_TMR1_OVI1, -//;0x02D0 TMR2_CMIA2 - (fp)vIntQTimerISR1, -//;0x02D4 TMR2_CMIB2 - (fp)INT_Excep_TMR2_CMIB2, -//;0x02D8 TMR2_OVI2 - (fp)INT_Excep_TMR2_OVI2, -//;0x02DC TMR3_CMIA3 - (fp)INT_Excep_TMR3_CMIA3, -//;0x02E0 TMR3_CMIB3 - (fp)INT_Excep_TMR3_CMIB3, -//;0x02E4 TMR3_OVI3 - (fp)INT_Excep_TMR3_OVI3, -//;0x02E8 SCI2_ERI2 - (fp)INT_Excep_SCI2_ERI2, -//;0x02EC SCI2_RXI2 - (fp)INT_Excep_SCI2_RXI2, -//;0x02F0 SCI2_TXI2 - (fp)INT_Excep_SCI2_TXI2, -//;0x02F4 SCI2_TEI2 - (fp)INT_Excep_SCI2_TEI2, -//;0x02F8 Reserved - (fp)0, -//;0x02FC Reserved - (fp)0, -//;0x0300 Reserved - (fp)0, -//;0x0304 Reserved - (fp)0, -//;0x0308 Reserved - (fp)0, -//;0x030C Reserved - (fp)0, -//;0x0310 Reserved - (fp)0, -//;0x0314 Reserved - (fp)0, -//;0x0318 Reserved - (fp)0, -//;0x031C Reserved - (fp)0, -//;0x0320 Reserved - (fp)0, -//;0x0324 Reserved - (fp)0, -//;0x0328 Reserved - (fp)0, -//;0x032C Reserved - (fp)0, -//;0x0330 Reserved - (fp)0, -//;0x0334 Reserved - (fp)0, -//;0x0338 Reserved - (fp)0, -//;0x033C Reserved - (fp)0, -//;0x0340 Reserved - (fp)0, -//;0x0344 Reserved - (fp)0, -//;0x0348 Reserved - (fp)0, -//;0x034C Reserved - (fp)0, -//;0x0350 Reserved - (fp)0, -//;0x0354 Reserved - (fp)0, -//;0x0358 SCI0_ERI0 - (fp)INT_Excep_SCI0_ERI0, -//;0x035C SCI0_RXI0 - (fp)INT_Excep_SCI0_RXI0, -//;0x0360 SCI0_TXI0 - (fp)INT_Excep_SCI0_TXI0, -//;0x0364 SCI0_TEI0 - (fp)INT_Excep_SCI0_TEI0, -//;0x0368 SCI1_ERI1 - (fp)INT_Excep_SCI1_ERI1, -//;0x036C SCI1_RXI1 - (fp)INT_Excep_SCI1_RXI1, -//;0x0370 SCI1_TXI1 - (fp)INT_Excep_SCI1_TXI1, -//;0x0374 SCI1_TEI1 - (fp)INT_Excep_SCI1_TEI1, -//;0x0378 SCI5_ERI5 - (fp)INT_Excep_SCI5_ERI5, -//;0x037C SCI5_RXI5 - (fp)INT_Excep_SCI5_RXI5, -//;0x0380 SCI5_TXI5 - (fp)INT_Excep_SCI5_TXI5, -//;0x0384 SCI5_TEI5 - (fp)INT_Excep_SCI5_TEI5, -//;0x0388 SCI6_ERI6 - (fp)INT_Excep_SCI6_ERI6, -//;0x038C SCI6_RXI6 - (fp)INT_Excep_SCI6_RXI6, -//;0x0390 SCI6_TXI6 - (fp)INT_Excep_SCI6_TXI6, -//;0x0394 SCI6_TEI6 - (fp)INT_Excep_SCI6_TEI6, -//;0x0398 SCI8_ERI8 - (fp)INT_Excep_SCI8_ERI8, -//;0x039C SCI8_RXI8 - (fp)INT_Excep_SCI8_RXI8, -//;0x03A0 SCI8_TXI8 - (fp)INT_Excep_SCI8_TXI8, -//;0x03A4 SCI8_TEI8 - (fp)INT_Excep_SCI8_TEI8, -//;0x03A8 SCI9_ERI9 - (fp)INT_Excep_SCI9_ERI9, -//;0x03AC SCI9_RXI9 - (fp)INT_Excep_SCI9_RXI9, -//;0x03B0 SCI9_TXI9 - (fp)INT_Excep_SCI9_TXI9, -//;0x03B4 SCI9_TEI9 - (fp)INT_Excep_SCI9_TEI9, -//;0x03B8 SCI12_ERI12 - (fp)INT_Excep_SCI12_ERI12, -//;0x03BC SCI12_RXI12 - (fp)INT_Excep_SCI12_RXI12, -//;0x03C0 SCI12_TXI12 - (fp)INT_Excep_SCI12_TXI12, -//;0x03C4 SCI12_TEI12 - (fp)INT_Excep_SCI12_TEI12, -//;0x03C8 SCI12_SCIX0 - (fp)INT_Excep_SCI12_SCIX0, -//;0x03CC SCI12_SCIX1 - (fp)INT_Excep_SCI12_SCIX1, -//;0x03D0 SCI12_SCIX2 - (fp)INT_Excep_SCI12_SCIX2, -//;0x03D4 SCI12_SCIX3 - (fp)INT_Excep_SCI12_SCIX3, -//;0x03D8 RIIC0_EEI0 - (fp)INT_Excep_RIIC0_EEI0, -//;0x03DC RIIC0_RXI0 - (fp)INT_Excep_RIIC0_RXI0, -//;0x03E0 RIIC0_TXI0 - (fp)INT_Excep_RIIC0_TXI0, -//;0x03E4 RIIC0_TEI0 - (fp)INT_Excep_RIIC0_TEI0, -//;0x03E8 Reserved - (fp)0, -//;0x03EC Reserved - (fp)0, -//;0x03F0 Reserved - (fp)0, -//;0x03F4 Reserved - (fp)0, -//;0x03F8 Reserved - (fp)0, -//;0x03FC Reserved - (fp)0, -}; diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.c deleted file mode 100644 index a59c3f126..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.c +++ /dev/null @@ -1,131 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_cgc.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for CGC module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_cgc.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: R_CGC_Create -* Description : This function initializes the clock generator. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_CGC_Create(void) -{ - uint32_t sckcr_dummy; - uint32_t w_count; - - /* Set main clock control registers */ - SYSTEM.MOFCR.BYTE = _00_CGC_MAINOSC_RESONATOR | _20_CGC_MAINOSC_OVER10M; - SYSTEM.MOSCWTCR.BYTE = _06_CGC_OSC_WAIT_CYCLE_32768; - - /* Set main clock operation */ - SYSTEM.MOSCCR.BIT.MOSTP = 0U; - - /* Wait for main clock oscillator wait counter overflow */ - while (1U != SYSTEM.OSCOVFSR.BIT.MOOVF); - - /* Set system clock */ - sckcr_dummy = _00000000_CGC_PCLKD_DIV_1 | _00000000_CGC_PCLKB_DIV_1 | _00000000_CGC_ICLK_DIV_1 | - _00000000_CGC_FCLK_DIV_1; - SYSTEM.SCKCR.LONG = sckcr_dummy; - - while (SYSTEM.SCKCR.LONG != sckcr_dummy); - - /* Set PLL circuit */ - SYSTEM.PLLCR.WORD = _0002_CGC_PLL_FREQ_DIV_4 | _0F00_CGC_PLL_FREQ_MUL_8; - SYSTEM.PLLCR2.BIT.PLLEN = 0U; - - /* Wait for PLL wait counter overflow */ - while (1U != SYSTEM.OSCOVFSR.BIT.PLOVF); - - /* Stop sub-clock */ - SYSTEM.SOSCCR.BIT.SOSTP = 1U; - - /* Wait for the register modification to complete */ - while (1U != SYSTEM.SOSCCR.BIT.SOSTP); - - /* Stop sub-clock */ - RTC.RCR3.BIT.RTCEN = 0U; - - /* Wait for the register modification to complete */ - while (0U != RTC.RCR3.BIT.RTCEN); - - /* Wait for 5 sub-clock cycles */ - for (w_count = 0U; w_count < _007B_CGC_SUBSTPWT_WAIT; w_count++) - { - __asm volatile( "NOP" ); - } - - /* Set sub-clock drive capacity */ - RTC.RCR3.BIT.RTCDV = 1U; - - /* Wait for the register modification to complete */ - while (1U != RTC.RCR3.BIT.RTCDV); - - /* Set sub-clock */ - SYSTEM.SOSCCR.BIT.SOSTP = 0U; - - /* Wait for the register modification to complete */ - while (0U != SYSTEM.SOSCCR.BIT.SOSTP); - - /* Wait for sub-clock to be stable */ - for (w_count = 0U; w_count < _00061A81_CGC_SUBOSCWT_WAIT; w_count++) - { - __asm volatile( "NOP" ); - } - - /* Set clock source */ - SYSTEM.SCKCR3.WORD = _0400_CGC_CLOCKSOURCE_PLL; - - while (SYSTEM.SCKCR3.WORD != _0400_CGC_CLOCKSOURCE_PLL); - - /* Set LOCO */ - SYSTEM.LOCOCR.BIT.LCSTP = 1U; -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.h deleted file mode 100644 index 6a32749c4..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc.h +++ /dev/null @@ -1,190 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_cgc.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for CGC module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef CGC_H -#define CGC_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ -/* - System Clock Control Register (SCKCR) -*/ -/* Peripheral Module Clock D (PCLKD) */ -#define _00000000_CGC_PCLKD_DIV_1 (0x00000000UL) /* x1 */ -#define _00000001_CGC_PCLKD_DIV_2 (0x00000001UL) /* x1/2 */ -#define _00000002_CGC_PCLKD_DIV_4 (0x00000002UL) /* x1/4 */ -#define _00000003_CGC_PCLKD_DIV_8 (0x00000003UL) /* x1/8 */ -#define _00000004_CGC_PCLKD_DIV_16 (0x00000004UL) /* x1/16 */ -#define _00000005_CGC_PCLKD_DIV_32 (0x00000005UL) /* x1/32 */ -#define _00000006_CGC_PCLKD_DIV_64 (0x00000006UL) /* x1/64 */ -/* Peripheral Module Clock B (PCLKB) */ -#define _00000000_CGC_PCLKB_DIV_1 (0x00000000UL) /* x1 */ -#define _00000100_CGC_PCLKB_DIV_2 (0x00000100UL) /* x1/2 */ -#define _00000200_CGC_PCLKB_DIV_4 (0x00000200UL) /* x1/4 */ -#define _00000300_CGC_PCLKB_DIV_8 (0x00000300UL) /* x1/8 */ -#define _00000400_CGC_PCLKB_DIV_16 (0x00000400UL) /* x1/16 */ -#define _00000500_CGC_PCLKB_DIV_32 (0x00000500UL) /* x1/32 */ -#define _00000600_CGC_PCLKB_DIV_64 (0x00000600UL) /* x1/64 */ -/* System Clock (ICLK) */ -#define _00000000_CGC_ICLK_DIV_1 (0x00000000UL) /* x1 */ -#define _01000000_CGC_ICLK_DIV_2 (0x01000000UL) /* x1/2 */ -#define _02000000_CGC_ICLK_DIV_4 (0x02000000UL) /* x1/4 */ -#define _03000000_CGC_ICLK_DIV_8 (0x03000000UL) /* x1/8 */ -#define _04000000_CGC_ICLK_DIV_16 (0x04000000UL) /* x1/16 */ -#define _05000000_CGC_ICLK_DIV_32 (0x05000000UL) /* x1/32 */ -#define _06000000_CGC_ICLK_DIV_64 (0x06000000UL) /* x1/64 */ -/* System Clock (FCLK) */ -#define _00000000_CGC_FCLK_DIV_1 (0x00000000UL) /* x1 */ -#define _10000000_CGC_FCLK_DIV_2 (0x10000000UL) /* x1/2 */ -#define _20000000_CGC_FCLK_DIV_4 (0x20000000UL) /* x1/4 */ -#define _30000000_CGC_FCLK_DIV_8 (0x30000000UL) /* x1/8 */ -#define _40000000_CGC_FCLK_DIV_16 (0x40000000UL) /* x1/16 */ -#define _50000000_CGC_FCLK_DIV_32 (0x50000000UL) /* x1/32 */ -#define _60000000_CGC_FCLK_DIV_64 (0x60000000UL) /* x1/64 */ - -/* - System Clock Control Register 3 (SCKCR3) -*/ -#define _0000_CGC_CLOCKSOURCE_LOCO (0x0000U) /* LOCO */ -#define _0100_CGC_CLOCKSOURCE_HOCO (0x0100U) /* HOCO */ -#define _0200_CGC_CLOCKSOURCE_MAINCLK (0x0200U) /* Main clock oscillator */ -#define _0300_CGC_CLOCKSOURCE_SUBCLK (0x0300U) /* Sub-clock oscillator */ -#define _0400_CGC_CLOCKSOURCE_PLL (0x0400U) /* PLL circuit */ - -/* - PLL Control Register (PLLCR) -*/ -/* PLL Input Frequency Division Ratio Select (PLIDIV[1:0]) */ -#define _0000_CGC_PLL_FREQ_DIV_1 (0x0000U) /* x1 */ -#define _0001_CGC_PLL_FREQ_DIV_2 (0x0001U) /* x1/2 */ -#define _0002_CGC_PLL_FREQ_DIV_4 (0x0002U) /* x1/4 */ -/* Frequency Multiplication Factor Select (STC[5:0]) */ -#define _0B00_CGC_PLL_FREQ_MUL_6 (0x0B00U) /* x6 */ -#define _0F00_CGC_PLL_FREQ_MUL_8 (0x0F00U) /* x8 */ - -/* - USB-dedicated PLL Control Register (UPLLCR) -*/ -/* USB-dedicated PLL Input Frequency Division Ratio Select (UPLIDIV[1:0]) */ -#define _0000_CGC_PLL_UPLIDIV_1 (0x0000U) /* x1 */ -#define _0001_CGC_PLL_UPLIDIV_2 (0x0001U) /* x1/2 */ -#define _0002_CGC_PLL_UPLIDIV_4 (0x0002U) /* x1/4 */ -/* UCLK Source USB-Dedicated PLL Select (UCKUPLLSEL) */ -#define _0000_CGC_UCLK_SYSCLK (0x0000U) /* System clock is selected as UCLK */ -#define _0010_CGC_UCLK_USBPLL (0x0010U) /* USB-dedicated PLL is selected as UCLK */ -/* Frequency Multiplication Factor Select (USTC[5:0]) */ -#define _0B00_CGC_PLL_USTC_6 (0x0B00U) /* x6 */ -#define _0F00_CGC_PLL_USTC_8 (0x0F00U) /* x8 */ - -/* - Oscillation Stop Detection Control Register (OSTDCR) -*/ -/* Oscillation Stop Detection Interrupt Enable (OSTDIE) */ -#define _00_CGC_OSC_STOP_INT_DISABLE (0x00U) /* The oscillation stop detection interrupt is disabled */ -#define _01_CGC_OSC_STOP_INT_ENABLE (0x01U) /* The oscillation stop detection interrupt is enabled */ -/* Oscillation Stop Detection Function Enable (OSTDE) */ -#define _00_CGC_OSC_STOP_DISABLE (0x00U) /* Oscillation stop detection function is disabled */ -#define _80_CGC_OSC_STOP_ENABLE (0x80U) /* Oscillation stop detection function is enabled */ - -/* - Main Clock Oscillator Wait Control Register (MOSCWTCR) -*/ -/* Main Clock Oscillator Wait Time (MSTS[4:0]) */ -#define _00_CGC_OSC_WAIT_CYCLE_2 (0x00U) /* Wait time = 2 cycles */ -#define _01_CGC_OSC_WAIT_CYCLE_1024 (0x01U) /* Wait time = 1024 cycles */ -#define _02_CGC_OSC_WAIT_CYCLE_2048 (0x02U) /* Wait time = 2048 cycles */ -#define _03_CGC_OSC_WAIT_CYCLE_4096 (0x03U) /* Wait time = 4096 cycles */ -#define _04_CGC_OSC_WAIT_CYCLE_8192 (0x04U) /* Wait time = 8192 cycles */ -#define _05_CGC_OSC_WAIT_CYCLE_16384 (0x05U) /* Wait time = 16384 cycles */ -#define _06_CGC_OSC_WAIT_CYCLE_32768 (0x06U) /* Wait time = 32768 cycles */ -#define _07_CGC_OSC_WAIT_CYCLE_65536 (0x07U) /* Wait time = 65536 cycles */ - -/* - HOCO Wait Control Register (HOCOWTCR) -*/ -/* HOCO Wait Time (HOCOWTCR) */ -#define _05_CGC_HOCO_WAIT_CYCLE_138 (0x05U) /* Wait time = 138 cycles (34.5us) */ -#define _06_CGC_HOCO_WAIT_CYCLE_266 (0x06U) /* Wait time = 266 cycles (66.5us) */ - -/* - Clock Output Control Register (CKOCR) -*/ -/* Clock Output Source Select (CKOSEL[2:0]) */ -#define _0000_CGC_CLKOUT_LOCO (0x0000U) /* LOCO */ -#define _0100_CGC_CLKOUT_HOCO (0x0100U) /* HOCO */ -#define _0200_CGC_CLKOUT_MAINCLK (0x0200U) /* Main clock oscillator */ -#define _0300_CGC_CLKOUT_SUBCLK (0x0300U) /* Sub-clock oscillator */ -/* Clock Output Division Ratio Select (CKODIV[2:0]) */ -#define _0000_CGC_CLKOUT_DIV_1 (0x0000U) /* x1 */ -#define _1000_CGC_CLKOUT_DIV_2 (0x1000U) /* x1/2 */ -#define _2000_CGC_CLKOUT_DIV_4 (0x2000U) /* x1/4 */ -#define _3000_CGC_CLKOUT_DIV_8 (0x3000U) /* x1/8 */ -#define _4000_CGC_CLKOUT_DIV_16 (0x4000U) /* x1/16 */ -/* Clock Output Control (CKOSTP) */ -#define _0000_CGC_CLKOUT_ENABLE (0x0000U) /* CLKOUT pin output is operating */ -#define _8000_CGC_CLKOUT_DISABLE (0x8000U) /* CLKOUT pin output is stopped (fixed at low level) */ - -/* - Main Clock Oscillator Forced Oscillation Control Register (MOFCR) -*/ -/* Main Oscillator Drive Capability Switch (MODRV21) */ -#define _00_CGC_MAINOSC_UNDER10M (0x00U) /* 1 MHz to 10 MHz */ -#define _20_CGC_MAINOSC_OVER10M (0x20U) /* 10 MHz to 20 MHz */ -/* Main Clock Oscillator Switch (MOSEL) */ -#define _00_CGC_MAINOSC_RESONATOR (0x00U) /* Resonator */ -#define _40_CGC_MAINOSC_EXTERNAL (0x40U) /* External oscillator input */ - -/* - LCD Source Clock Control Register (LCDSCLKCR) -*/ -/* LCD Source Clock Select (LCDSCLKSEL[2:0]) */ -#define _00_CGC_LCDSCLKSEL_LOCO (0x00U) /* LOCO */ -#define _01_CGC_LCDSCLKSEL_HOCO (0x01U) /* HOCO */ -#define _02_CGC_LCDSCLKSEL_MAINCLK (0x02U) /* Main clock oscillator */ -#define _03_CGC_LCDSCLKSEL_SUBCLK (0x03U) /* Sub-clock oscillator */ -#define _04_CGC_LCDSCLKSEL_IWDT (0x04U) /* IWDT-dedicated on-chip oscillator */ - - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ -#define _007B_CGC_SUBSTPWT_WAIT (0x007BU) /* Wait time for 5 sub clock cycles */ -#define _00061A81_CGC_SUBOSCWT_WAIT (0x00061A81U) /* Wait time for sub clock stable */ - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -void R_CGC_Create(void); - -/* Start user code for function. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc_user.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc_user.c deleted file mode 100644 index da709aa9b..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_cgc_user.c +++ /dev/null @@ -1,52 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_cgc_user.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for CGC module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_cgc.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_hardware_setup.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_hardware_setup.c deleted file mode 100644 index 90e9f5265..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_hardware_setup.c +++ /dev/null @@ -1,101 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_hardware_setup.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements system initializing function. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_cgc.h" -#include "r_cg_port.h" -#include "r_cg_sci.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: R_Systeminit -* Description : This function initializes every macro. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_Systeminit(void) -{ - /* Enable writing to registers related to operating modes, LPC, CGC and software reset */ - SYSTEM.PRCR.WORD = 0xA50FU; - - /* Enable writing to MPC pin function control registers */ - MPC.PWPR.BIT.B0WI = 0U; - MPC.PWPR.BIT.PFSWE = 1U; - - /* Initialize non-existent pins */ - PORT0.PDR.BYTE = 0x6BU; - PORT3.PDR.BYTE = 0xD8U; - PORT4.PDR.BYTE = 0xA0U; - PORT5.PDR.BYTE = 0x80U; - PORT9.PDR.BYTE = 0xF8U; - PORTD.PDR.BYTE = 0xE0U; - PORTF.PDR.BYTE = 0x3FU; - PORTJ.PDR.BYTE = 0x32U; - - /* Set peripheral settings */ - R_CGC_Create(); - R_PORT_Create(); - R_SCI1_Create(); - - /* Disable writing to MPC pin function control registers */ - MPC.PWPR.BIT.PFSWE = 0U; - MPC.PWPR.BIT.B0WI = 1U; - - /* Enable protection */ - SYSTEM.PRCR.WORD = 0xA500U; -} -/*********************************************************************************************************************** -* Function Name: HardwareSetup -* Description : This function initializes hardware setting. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void HardwareSetup(void) -{ - R_Systeminit(); -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h deleted file mode 100644 index 0de90f97e..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h +++ /dev/null @@ -1,111 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_macrodriver.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements general head file. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef MODULEID_H -#define MODULEID_H -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "../iodefine.h" -//_RB_#include - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ -#ifndef __TYPEDEF__ - -/* Status list definition */ -#define MD_STATUSBASE (0x00U) -#define MD_OK (MD_STATUSBASE + 0x00U) /* register setting OK */ -#define MD_SPT (MD_STATUSBASE + 0x01U) /* IIC stop */ -#define MD_NACK (MD_STATUSBASE + 0x02U) /* IIC no ACK */ -#define MD_BUSY1 (MD_STATUSBASE + 0x03U) /* busy 1 */ -#define MD_BUSY2 (MD_STATUSBASE + 0x04U) /* busy 2 */ - -/* Error list definition */ -#define MD_ERRORBASE (0x80U) -#define MD_ERROR (MD_ERRORBASE + 0x00U) /* error */ -#define MD_ARGERROR (MD_ERRORBASE + 0x01U) /* error argument input error */ -#define MD_ERROR1 (MD_ERRORBASE + 0x02U) /* error 1 */ -#define MD_ERROR2 (MD_ERRORBASE + 0x03U) /* error 2 */ -#define MD_ERROR3 (MD_ERRORBASE + 0x04U) /* error 3 */ -#define MD_ERROR4 (MD_ERRORBASE + 0x05U) /* error 4 */ -#define MD_ERROR5 (MD_ERRORBASE + 0x06U) /* error 5 */ - -/* BRK handler command options */ -typedef enum { - BRK_NO_COMMAND, - BRK_ALL_MODULE_CLOCK_STOP, - BRK_SLEEP, - BRK_DEEP_SLEEP, - BRK_STANDBY, - BRK_LOAD_FINTV_REGISTER -} brk_commands; -#endif - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ -#ifndef __TYPEDEF__ - #if !defined( _STD_USING_INT_TYPES ) && !defined( _STDINT ) - #define _SYS_INT_TYPES_H - #ifndef _STD_USING_BIT_TYPES - #ifndef __int8_t_defined - #define __int8_t_defined - #endif - typedef signed char int8_t; - typedef signed short int16_t; - #endif - - typedef unsigned char uint8_t; - typedef unsigned short uint16_t; - typedef signed long int32_t; - typedef unsigned long uint32_t; - - typedef signed char int_least8_t; - typedef signed short int_least16_t; - typedef signed long int_least32_t; - typedef unsigned char uint_least8_t; - typedef unsigned short uint_least16_t; - typedef unsigned long uint_least32_t; - #endif - - typedef unsigned short MD_STATUS; - #define __TYPEDEF__ -#endif - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -void HardwareSetup(void); -void R_Systeminit(void); - -#endif diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.c deleted file mode 100644 index 4a893345a..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.c +++ /dev/null @@ -1,65 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_port.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for Port module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_port.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: R_PORT_Create -* Description : This function initializes the Port I/O. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_PORT_Create(void) -{ - PORT2.PDR.BYTE = _04_Pm2_MODE_OUTPUT | _08_Pm3_MODE_OUTPUT | _10_Pm4_MODE_OUTPUT | _20_Pm5_MODE_OUTPUT | - _00_Pm7_MODE_INPUT; - PORT3.PDR.BYTE = _00_Pm2_MODE_INPUT | _D8_PDR3_DEFAULT; - PORTJ.PDR.BYTE = _00_Pm0_MODE_INPUT | _32_PDRJ_DEFAULT; -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.h deleted file mode 100644 index f331d6cf8..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port.h +++ /dev/null @@ -1,174 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_port.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for Port module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef PORT_H -#define PORT_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ -/* - Port Direction Register (PDR) -*/ -/* Pmn Direction Control (B7 - B0) */ -#define _00_Pm0_MODE_NOT_USED (0x00U) /* Pm0 not used */ -#define _00_Pm0_MODE_INPUT (0x00U) /* Pm0 as input */ -#define _01_Pm0_MODE_OUTPUT (0x01U) /* Pm0 as output */ -#define _00_Pm1_MODE_NOT_USED (0x00U) /* Pm1 not used */ -#define _00_Pm1_MODE_INPUT (0x00U) /* Pm1 as input */ -#define _02_Pm1_MODE_OUTPUT (0x02U) /* Pm1 as output */ -#define _00_Pm2_MODE_NOT_USED (0x00U) /* Pm2 not used */ -#define _00_Pm2_MODE_INPUT (0x00U) /* Pm2 as input */ -#define _04_Pm2_MODE_OUTPUT (0x04U) /* Pm2 as output */ -#define _00_Pm3_MODE_NOT_USED (0x00U) /* Pm3 not used */ -#define _00_Pm3_MODE_INPUT (0x00U) /* Pm3 as input */ -#define _08_Pm3_MODE_OUTPUT (0x08U) /* Pm3 as output */ -#define _00_Pm4_MODE_NOT_USED (0x00U) /* Pm4 not used */ -#define _00_Pm4_MODE_INPUT (0x00U) /* Pm4 as input */ -#define _10_Pm4_MODE_OUTPUT (0x10U) /* Pm4 as output */ -#define _00_Pm5_MODE_NOT_USED (0x00U) /* Pm5 not used */ -#define _00_Pm5_MODE_INPUT (0x00U) /* Pm5 as input */ -#define _20_Pm5_MODE_OUTPUT (0x20U) /* Pm5 as output */ -#define _00_Pm6_MODE_NOT_USED (0x00U) /* Pm6 not used */ -#define _00_Pm6_MODE_INPUT (0x00U) /* Pm6 as input */ -#define _40_Pm6_MODE_OUTPUT (0x40U) /* Pm6 as output */ -#define _00_Pm7_MODE_NOT_USED (0x00U) /* Pm7 not used */ -#define _00_Pm7_MODE_INPUT (0x00U) /* Pm7 as input */ -#define _80_Pm7_MODE_OUTPUT (0x80U) /* Pm7 as output */ - -/* - Port Output Data Register (PODR) -*/ -/* Pmn Output Data Store (B7 - B0) */ -#define _00_Pm0_OUTPUT_0 (0x00U) /* output low at B0 */ -#define _01_Pm0_OUTPUT_1 (0x01U) /* output high at B0 */ -#define _00_Pm1_OUTPUT_0 (0x00U) /* output low at B1 */ -#define _02_Pm1_OUTPUT_1 (0x02U) /* output high at B1 */ -#define _00_Pm2_OUTPUT_0 (0x00U) /* output low at B2 */ -#define _04_Pm2_OUTPUT_1 (0x04U) /* output high at B2 */ -#define _00_Pm3_OUTPUT_0 (0x00U) /* output low at B3 */ -#define _08_Pm3_OUTPUT_1 (0x08U) /* output high at B3 */ -#define _00_Pm4_OUTPUT_0 (0x00U) /* output low at B4 */ -#define _10_Pm4_OUTPUT_1 (0x10U) /* output high at B4 */ -#define _00_Pm5_OUTPUT_0 (0x00U) /* output low at B5 */ -#define _20_Pm5_OUTPUT_1 (0x20U) /* output high at B5 */ -#define _00_Pm6_OUTPUT_0 (0x00U) /* output low at B6 */ -#define _40_Pm6_OUTPUT_1 (0x40U) /* output high at B6 */ -#define _00_Pm7_OUTPUT_0 (0x00U) /* output low at B7 */ -#define _80_Pm7_OUTPUT_1 (0x80U) /* output high at B7 */ - -/* - Open Drain Control Register 0 (ODR0) -*/ -/* Pmn Output Type Select (Pm0 to Pm3) */ -#define _00_Pm0_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _01_Pm0_NCH_OPEN_DRAIN (0x01U) /* N-channel open-drain output */ -#define _02_Pm0_PCH_OPEN_DRAIN (0x02U) /* P-channel open-drain output */ -#define _00_Pm1_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _04_Pm1_NCH_OPEN_DRAIN (0x04U) /* N-channel open-drain output */ -#define _08_Pm1_PCH_OPEN_DRAIN (0x08U) /* P-channel open-drain output */ -#define _00_Pm2_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _10_Pm2_NCH_OPEN_DRAIN (0x10U) /* N-channel open-drain output */ -#define _20_Pm2_PCH_OPEN_DRAIN (0x20U) /* P-channel open-drain output */ -#define _00_Pm3_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _40_Pm3_NCH_OPEN_DRAIN (0x40U) /* N-channel open-drain output */ -#define _80_Pm3_PCH_OPEN_DRAIN (0x80U) /* P-channel open-drain output */ - -/* - Open Drain Control Register 1 (ODR1) -*/ -/* Pmn Output Type Select (Pm4 to Pm7) */ -#define _00_Pm4_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _01_Pm4_NCH_OPEN_DRAIN (0x01U) /* N-channel open-drain output */ -#define _02_Pm4_PCH_OPEN_DRAIN (0x02U) /* P-channel open-drain output */ -#define _00_Pm5_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _04_Pm5_NCH_OPEN_DRAIN (0x04U) /* N-channel open-drain output */ -#define _08_Pm5_PCH_OPEN_DRAIN (0x08U) /* P-channel open-drain output */ -#define _00_Pm6_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _10_Pm6_NCH_OPEN_DRAIN (0x10U) /* N-channel open-drain output */ -#define _20_Pm6_PCH_OPEN_DRAIN (0x20U) /* P-channel open-drain output */ -#define _00_Pm7_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _40_Pm7_NCH_OPEN_DRAIN (0x40U) /* N-channel open-drain output */ -#define _80_Pm7_PCH_OPEN_DRAIN (0x80U) /* P-channel open-drain output */ - -/* - Pull-Up Control Register (PCR) -*/ -/* Pm0 Input Pull-Up Resistor Control ((B7 - B0)) */ -#define _00_Pm0_PULLUP_OFF (0x00U) /* Pn0 pull-up resistor not connected */ -#define _01_Pm0_PULLUP_ON (0x01U) /* Pn0 pull-up resistor connected */ -#define _00_Pm1_PULLUP_OFF (0x00U) /* Pn1 pull-up resistor not connected */ -#define _02_Pm1_PULLUP_ON (0x02U) /* Pn1 pull-up resistor connected */ -#define _00_Pm2_PULLUP_OFF (0x00U) /* Pn2 Pull-up resistor not connected */ -#define _04_Pm2_PULLUP_ON (0x04U) /* Pn2 pull-up resistor connected */ -#define _00_Pm3_PULLUP_OFF (0x00U) /* Pn3 pull-up resistor not connected */ -#define _08_Pm3_PULLUP_ON (0x08U) /* Pn3 pull-up resistor connected */ -#define _00_Pm4_PULLUP_OFF (0x00U) /* Pn4 pull-up resistor not connected */ -#define _10_Pm4_PULLUP_ON (0x10U) /* Pn4 pull-up resistor connected */ -#define _00_Pm5_PULLUP_OFF (0x00U) /* Pn5 pull-up resistor not connected */ -#define _20_Pm5_PULLUP_ON (0x20U) /* Pn5 pull-up resistor connected */ -#define _00_Pm6_PULLUP_OFF (0x00U) /* Pn6 pull-up resistor not connected */ -#define _40_Pm6_PULLUP_ON (0x40U) /* Pn6 pull-up resistor connected */ -#define _00_Pm7_PULLUP_OFF (0x00U) /* Pn7 pull-up resistor not connected */ -#define _80_Pm7_PULLUP_ON (0x80U) /* Pn7 pull-up resistor connected */ - -/* - Port Switching Register A (PSRA) -*/ -/* PB6/PC0 Switching (PSEL6) */ -#define _00_PORT_PSEL6_PB6 (0x00U) /* PB6 general I/O port function is selected */ -#define _40_PORT_PSEL6_PC0 (0x40U) /* PC0 general I/O port function is selected */ -/* PB7/PC1 Switching (PSEL7) */ -#define _00_PORT_PSEL7_PB7 (0x00U) /* PB7 general I/O port function is selected */ -#define _80_PORT_PSEL7_PC1 (0x80U) /* PC1 general I/O port function is selected */ - - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ -#define _6B_PDR0_DEFAULT (0x6BU) /* PDR0 default value */ -#define _D8_PDR3_DEFAULT (0xD8U) /* PDR3 default value */ -#define _A0_PDR4_DEFAULT (0xA0U) /* PDR4 default value */ -#define _80_PDR5_DEFAULT (0x80U) /* PDR5 default value */ -#define _F8_PDR9_DEFAULT (0xF8U) /* PDR9 default value */ -#define _E0_PDRD_DEFAULT (0xE0U) /* PDRD default value */ -#define _3F_PDRF_DEFAULT (0x3FU) /* PDRF default value */ -#define _32_PDRJ_DEFAULT (0x32U) /* PDRJ default value */ - - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -void R_PORT_Create(void); - -/* Start user code for function. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port_user.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port_user.c deleted file mode 100644 index 0239dde20..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_port_user.c +++ /dev/null @@ -1,52 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_port_user.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for Port module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_port.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.c deleted file mode 100644 index 823d383ec..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.c +++ /dev/null @@ -1,86 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sbrk.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : Program of sbrk. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include -#include -#include "r_cg_sbrk.h" -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ - -int8_t *sbrk(size_t size); - -extern int8_t *_s1ptr; - -union HEAP_TYPE -{ - int16_t dummy ; /* Dummy for 4-byte boundary */ - int8_t heap[HEAPSIZE]; /* Declaration of the area managed by sbrk */ -}; - -static union HEAP_TYPE heap_area ; - -/* End address allocated by sbrk */ -static int8_t *brk = (int8_t *) &heap_area; - -/**************************************************************************/ -/* sbrk:Memory area allocation */ -/* Return value:Start address of allocated area (Pass) */ -/* -1 (Failure) */ -/**************************************************************************/ -int8_t *sbrk(size_t size) /* Assigned area size */ -{ - int8_t *p; - - if (brk+size > heap_area.heap + HEAPSIZE) /* Empty area size */ - { - p = (int8_t *)-1; - } - else - { - p = brk; /* Area assignment */ - brk += size; /* End address update */ - } - - return p; -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.h deleted file mode 100644 index 9840cd1ba..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sbrk.h +++ /dev/null @@ -1,48 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sbrk.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : Header file of sbrk file. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef _SBRK_H -#define _SBRK_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ -#define HEAPSIZE (0x400U) /* Size of area managed by sbrk */ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ - -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.c deleted file mode 100644 index 761f53ca5..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.c +++ /dev/null @@ -1,204 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sci.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for SCI module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_sci.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -uint8_t * gp_sci1_tx_address; /* SCI1 transmit buffer address */ -uint16_t g_sci1_tx_count; /* SCI1 transmit data number */ -uint8_t * gp_sci1_rx_address; /* SCI1 receive buffer address */ -uint16_t g_sci1_rx_count; /* SCI1 receive data number */ -uint16_t g_sci1_rx_length; /* SCI1 receive data length */ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: R_SCI1_Create -* Description : This function initializes the SCI1. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_SCI1_Create(void) -{ - /* Cancel SCI1 module stop state */ - MSTP(SCI1) = 0U; - - /* Set interrupt priority */ - IPR(SCI1, ERI1) = _0F_SCI_PRIORITY_LEVEL15; - - /* Clear the SCR.TIE, RIE, TE, RE and TEIE bits */ - SCI1.SCR.BIT.TIE = 0U; - SCI1.SCR.BIT.RIE = 0U; - SCI1.SCR.BIT.TE = 0U; - SCI1.SCR.BIT.RE = 0U; - SCI1.SCR.BIT.TEIE = 0U; - - /* Set RXD1 pin */ - MPC.P15PFS.BYTE = 0x0AU; - PORT1.PMR.BYTE |= 0x20U; - /* Set TXD1 pin */ - MPC.P16PFS.BYTE = 0x0AU; - PORT1.PODR.BYTE |= 0x40U; - PORT1.PDR.BYTE |= 0x40U; - PORT1.PMR.BYTE |= 0x40U; - - /* Set clock enable */ - SCI1.SCR.BYTE = _00_SCI_INTERNAL_SCK_UNUSED; - - /* Clear the SIMR1.IICM, SPMR.CKPH, and CKPOL bit */ - SCI1.SIMR1.BIT.IICM = 0U; - SCI1.SPMR.BYTE = _00_SCI_RTS | _00_SCI_CLOCK_NOT_INVERTED | _00_SCI_CLOCK_NOT_DELAYED; - - /* Set control registers */ - SCI1.SMR.BYTE = _01_SCI_CLOCK_PCLK_4 | _00_SCI_STOP_1 | _00_SCI_PARITY_EVEN | _00_SCI_PARITY_DISABLE | - _00_SCI_DATA_LENGTH_8 | _00_SCI_MULTI_PROCESSOR_DISABLE | _00_SCI_ASYNCHRONOUS_MODE; - SCI1.SCMR.BYTE = _00_SCI_SERIAL_MODE | _00_SCI_DATA_INVERT_NONE | _00_SCI_DATA_LSB_FIRST | _72_SCI_SCMR_DEFAULT; - - /* Set SEMR, SNFR */ - SCI1.SEMR.BYTE = _00_SCI_LOW_LEVEL_START_BIT | _00_SCI_NOISE_FILTER_DISABLE | _10_SCI_8_BASE_CLOCK; - - /* Set bitrate */ - SCI1.BRR = 0x19U; -} -/*********************************************************************************************************************** -* Function Name: R_SCI1_Start -* Description : This function starts the SCI1. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_SCI1_Start(void) -{ - IR(SCI1,TXI1) = 0U; - IR(SCI1,TEI1) = 0U; - IR(SCI1,RXI1) = 0U; - IR(SCI1,ERI1) = 0U; - IEN(SCI1,TXI1) = 1U; - IEN(SCI1,TEI1) = 1U; - IEN(SCI1,RXI1) = 1U; - IEN(SCI1,ERI1) = 1U; -} -/*********************************************************************************************************************** -* Function Name: R_SCI1_Stop -* Description : This function stops the SCI1. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_SCI1_Stop(void) -{ - /* Set TXD1 pin */ - PORT1.PMR.BYTE &= 0xBFU; - - SCI1.SCR.BYTE &= 0xCF; /* Disable serial transmit and receive */ - SCI1.SCR.BIT.TIE = 0U; /* Disable TXI interrupt */ - SCI1.SCR.BIT.RIE = 0U; /* Disable RXI and ERI interrupt */ - IR(SCI1,TXI1) = 0U; - IEN(SCI1,TXI1) = 0U; - IR(SCI1,TEI1) = 0U; - IEN(SCI1,TEI1) = 0U; - IR(SCI1,RXI1) = 0U; - IEN(SCI1,RXI1) = 0U; - IR(SCI1,ERI1) = 0U; - IEN(SCI1,ERI1) = 0U; -} -/*********************************************************************************************************************** -* Function Name: R_SCI1_Serial_Receive -* Description : This function receives SCI1 data. -* Arguments : rx_buf - -* receive buffer pointer (Not used when receive data handled by DTC) -* rx_num - -* buffer size -* Return Value : status - -* MD_OK or MD_ARGERROR -***********************************************************************************************************************/ -MD_STATUS R_SCI1_Serial_Receive(uint8_t * const rx_buf, uint16_t rx_num) -{ - MD_STATUS status = MD_OK; - - if (rx_num < 1U) - { - status = MD_ARGERROR; - } - else - { - g_sci1_rx_count = 0U; - g_sci1_rx_length = rx_num; - gp_sci1_rx_address = rx_buf; - SCI1.SCR.BIT.RIE = 1U; - SCI1.SCR.BIT.RE = 1U; - } - - return (status); -} -/*********************************************************************************************************************** -* Function Name: R_SCI1_Serial_Send -* Description : This function transmits SCI1 data. -* Arguments : tx_buf - -* transfer buffer pointer (Not used when transmit data handled by DTC) -* tx_num - -* buffer size -* Return Value : status - -* MD_OK or MD_ARGERROR -***********************************************************************************************************************/ -MD_STATUS R_SCI1_Serial_Send(uint8_t * const tx_buf, uint16_t tx_num) -{ - MD_STATUS status = MD_OK; - - if (tx_num < 1U) - { - status = MD_ARGERROR; - } - else - { - gp_sci1_tx_address = tx_buf; - g_sci1_tx_count = tx_num; - /* Set TXD1 pin */ - PORT1.PMR.BYTE |= 0x40U; - SCI1.SCR.BIT.TIE = 1U; - SCI1.SCR.BIT.TE = 1U; - } - - return (status); -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.h deleted file mode 100644 index e71ca6b83..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci.h +++ /dev/null @@ -1,307 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sci.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for SCI module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef SCI_H -#define SCI_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ - -/* - Serial mode register (SMR) -*/ -/* Clock select (CKS) */ -#define _00_SCI_CLOCK_PCLK (0x00U) /* PCLK */ -#define _01_SCI_CLOCK_PCLK_4 (0x01U) /* PCLK/4 */ -#define _02_SCI_CLOCK_PCLK_16 (0x02U) /* PCLK/16 */ -#define _03_SCI_CLOCK_PCLK_64 (0x03U) /* PCLK/64 */ -/* Multi-processor Mode (MP) */ -#define _00_SCI_MULTI_PROCESSOR_DISABLE (0x00U) /* Disable multiprocessor mode */ -#define _04_SCI_MULTI_PROCESSOR_ENABLE (0x04U) /* Enable multiprocessor mode */ -/* Stop bit length (STOP) */ -#define _00_SCI_STOP_1 (0x00U) /* 1 stop bit length */ -#define _08_SCI_STOP_2 (0x08U) /* 2 stop bits length */ -/* Parity mode (PM) */ -#define _00_SCI_PARITY_EVEN (0x00U) /* Parity even */ -#define _10_SCI_PARITY_ODD (0x10U) /* Parity odd */ -/* Parity enable (PE) */ -#define _00_SCI_PARITY_DISABLE (0x00U) /* Parity disable */ -#define _20_SCI_PARITY_ENABLE (0x20U) /* Parity enable */ -/* Character length (CHR) */ -#define _00_SCI_DATA_LENGTH_8 (0x00U) /* Data length 8 bits */ -#define _40_SCI_DATA_LENGTH_7 (0x40U) /* Data length 7 bits */ -/* Communications mode (CM) */ -#define _00_SCI_ASYNCHRONOUS_MODE (0x00U) /* Asynchronous mode */ -#define _80_SCI_CLOCK_SYNCHRONOUS_MODE (0x80U) /* Clock synchronous mode */ -/* Base clock pulse (BCP) */ -#define _00_SCI_32_93_CLOCK_CYCLES (0x00U) /* 32 or 93 clock cycles */ -#define _04_SCI_64_128_CLOCK_CYCLES (0x04U) /* 64 or 128 clock cycles */ -#define _08_SCI_186_372_CLOCK_CYCLES (0x08U) /* 186 or 372 clock cycles */ -#define _0C_SCI_256_512_CLOCK_CYCLES (0x0CU) /* 256 or 512 clock cycles */ -/* Block transfer mode (BLK) */ -#define _00_SCI_BLK_TRANSFER_DISABLE (0x00U) /* Block transfer disable */ -#define _40_SCI_BLK_TRANSFER_ENABLE (0x40U) /* Block transfer enable */ -/* GSM mode (GSM) */ -#define _00_SCI_GSM_DISABLE (0x00U) /* Normal mode operation */ -#define _80_SCI_GSM_ENABLE (0x80U) /* GSM mode operation */ - -/* - Serial control register (SCR) -*/ -/* Clock enable (CKE) */ -#define _00_SCI_INTERNAL_SCK_UNUSED (0x00U) /* Internal clock selected, SCK pin unused */ -#define _01_SCI_INTERNAL_SCK_OUTPUT (0x01U) /* Internal clock selected, SCK pin as clock output */ -#define _02_SCI_EXTERNAL (0x02U) /* External clock selected */ -#define _03_SCI_EXTERNAL (0x03U) /* External clock selected */ -/* Transmit end interrupt enable (TEIE) */ -#define _00_SCI_TEI_INTERRUPT_DISABLE (0x00U) /* TEI interrupt request disable */ -#define _04_SCI_TEI_INTERRUPT_ENABLE (0x04U) /* TEI interrupt request enable */ -/* Multi-processor interrupt enable (MPIE) */ -#define _00_SCI_MP_INTERRUPT_NORMAL (0x00U) /* Normal reception */ -#define _08_SCI_MP_INTERRUPT_SPECIAL (0x08U) /* Multi-processor ID reception */ -/* Receive enable (RE) */ -#define _00_SCI_RECEIVE_DISABLE (0x00U) /* Disable receive mode */ -#define _10_SCI_RECEIVE_ENABLE (0x10U) /* Enable receive mode */ -/* Transmit enable (TE) */ -#define _00_SCI_TRANSMIT_DISABLE (0x00U) /* Disable transmit mode */ -#define _20_SCI_TRANSMIT_ENABLE (0x20U) /* Enable transmit mode */ -/* Receive interrupt enable (RIE) */ -#define _00_SCI_RXI_ERI_DISABLE (0x00U) /* Disable RXI and ERI interrupt requests */ -#define _40_SCI_RXI_ERI_ENABLE (0x40U) /* Enable RXI and ERI interrupt requests */ -/* Transmit interrupt enable (TIE) */ -#define _00_SCI_TXI_DISABLE (0x00U) /* Disable TXI interrupt requests */ -#define _80_SCI_TXI_ENABLE (0x80U) /* Enable TXI interrupt requests */ - -/* - Serial status register (SSR) -*/ -/* Multi-Processor bit transfer (MPBT) */ -#define _00_SCI_SET_DATA_TRANSFER (0x00U) /* Set data transmission cycles */ -#define _01_SCI_SET_ID_TRANSFER (0x01U) /* Set ID transmission cycles */ -/* Multi-Processor (MPB) */ -#define _00_SCI_DATA_TRANSFER (0x00U) /* In data transmission cycles */ -#define _02_SCI_ID_TRANSFER (0x02U) /* In ID transmission cycles */ -/* Transmit end flag (TEND) */ -#define _00_SCI_TRANSMITTING (0x00U) /* A character is being transmitted */ -#define _04_SCI_TRANSMIT_COMPLETE (0x04U) /* Character transfer has been completed */ -/* Parity error flag (PER) */ -#define _08_SCI_PARITY_ERROR (0x08U) /* A parity error has occurred */ -/* Framing error flag (FER) */ -#define _10_SCI_FRAME_ERROR (0x10U) /* A framing error has occurred */ -/* Overrun error flag (ORER) */ -#define _20_SCI_OVERRUN_ERROR (0x20U) /* An overrun error has occurred */ - -/* - Smart card mode register (SCMR) -*/ -/* Smart card interface mode select (SMIF) */ -#define _00_SCI_SERIAL_MODE (0x00U) /* Serial communications interface mode */ -#define _01_SCI_SMART_CARD_MODE (0x01U) /* Smart card interface mode */ -/* Transmitted / received data invert (SINV) */ -#define _00_SCI_DATA_INVERT_NONE (0x00U) /* Data is not inverted */ -#define _04_SCI_DATA_INVERTED (0x04U) /* Data is inverted */ -/* Transmitted / received data transfer direction (SDIR) */ -#define _00_SCI_DATA_LSB_FIRST (0x00U) /* Transfer data LSB first */ -#define _08_SCI_DATA_MSB_FIRST (0x08U) /* Transfer data MSB first */ -/* Base clock pulse 2 (BCP2) */ -#define _00_SCI_93_128_186_512_CLK (0x00U) /* 93, 128, 186, or 512 clock cycles */ -#define _80_SCI_32_64_256_372_CLK (0x80U) /* 32, 64, 256, or 372 clock cycles */ -#define _72_SCI_SCMR_DEFAULT (0x72U) /* Write default value of SCMR */ - -/* - Serial extended mode register (SEMR) -*/ -/* Asynchronous Mode Clock Source Select (ACS0) */ -#define _00_SCI_ASYNC_SOURCE_EXTERNAL (0x00U) /* External clock input */ -#define _01_SCI_ASYNC_SOURCE_TMR (0x01U) /* Logical AND of two clock cycles output from TMR */ -/* Asynchronous mode base clock select (ABCS) */ -#define _00_SCI_16_BASE_CLOCK (0x00U) /* Selects 16 base clock cycles for 1 bit period */ -#define _10_SCI_8_BASE_CLOCK (0x10U) /* Selects 8 base clock cycles for 1 bit period */ -/* Digital noise filter function enable (NFEN) */ -#define _00_SCI_NOISE_FILTER_DISABLE (0x00U) /* Noise filter is disabled */ -#define _20_SCI_NOISE_FILTER_ENABLE (0x20U) /* Noise filter is enabled */ -/* Asynchronous start bit edge detections select (RXDESEL) */ -#define _00_SCI_LOW_LEVEL_START_BIT (0x00U) /* Low level on RXDn pin selected as start bit */ -#define _80_SCI_FALLING_EDGE_START_BIT (0x80U) /* Falling edge on RXDn pin selected as start bit */ - -/* - Noise filter setting register (SNFR) -*/ -/* Noise filter clock select (NFCS) */ -#define _00_SCI_ASYNC_DIV_1 (0x00U) /* Clock signal divided by 1 is used with the noise filter */ -#define _01_SCI_IIC_DIV_1 (0x01U) /* Clock signal divided by 1 is used with the noise filter */ -#define _02_SCI_IIC_DIV_2 (0x02U) /* Clock signal divided by 2 is used with the noise filter */ -#define _03_SCI_IIC_DIV_4 (0x03U) /* Clock signal divided by 4 is used with the noise filter */ -#define _04_SCI_IIC_DIV_8 (0x04U) /* Clock signal divided by 8 is used with the noise filter */ - -/* - I2C mode register 1 (SIMR1) -*/ -/* Simple IIC mode select (IICM) */ -#define _00_SCI_SERIAL_SMART_CARD_MODE (0x00U) /* Serial or smart card mode */ -#define _01_SCI_IIC_MODE (0x01U) /* Simple IIC mode */ - -/* - I2C mode register 2 (SIMR2) -*/ -/* IIC interrupt mode select (IICINTM) */ -#define _00_SCI_ACK_NACK_INTERRUPTS (0x00U) /* Use ACK/NACK interrupts */ -#define _01_SCI_RX_TX_INTERRUPTS (0x01U) /* Use reception/transmission interrupts */ -/* Clock synchronization (IICCSC) */ -#define _00_SCI_NO_SYNCHRONIZATION (0x00U) /* No synchronization with the clock signal */ -#define _02_SCI_SYNCHRONIZATION (0x02U) /* Synchronization with the clock signal */ -/* ACK transmission data (IICACKT) */ -#define _00_SCI_ACK_TRANSMISSION (0x00U) /* ACK transmission */ -#define _20_SCI_NACK_TRANSMISSION (0x20U) /* NACK transmission and reception of ACK/NACK */ - -/* - I2C mode register 3 (SIMR3) -*/ -/* Start condition generation (IICSTAREQ) */ -#define _00_SCI_START_CONDITION_OFF (0x00U) /* Start condition is not generated */ -#define _01_SCI_START_CONDITION_ON (0x01U) /* Start condition is generated */ -/* Restart condition generation (IICRSTAREQ) */ -#define _00_SCI_RESTART_CONDITION_OFF (0x00U) /* Restart condition is not generated */ -#define _02_SCI_RESTART_CONDITION_ON (0x02U) /* Restart condition is generated */ -/* Stop condition generation (IICSTPREQ) */ -#define _00_SCI_STOP_CONDITION_OFF (0x00U) /* Stop condition is not generated */ -#define _04_SCI_STOP_CONDITION_ON (0x04U) /* Stop condition is generated */ -/* Issuing of start, restart, or sstop condition completed flag (IICSTIF) */ -#define _00_SCI_CONDITION_GENERATED (0x00U) /* No requests to generate conditions/conditions generated */ -#define _08_SCI_GENERATION_COMPLETED (0x08U) /* All request generation has been completed */ -/* SSDA output select (IICSDAS) */ -#define _00_SCI_SSDA_DATA_OUTPUT (0x00U) /* SSDA output is serial data output */ -#define _10_SCI_SSDA_START_RESTART_STOP_CONDITION (0x10U) /* SSDA output generates start, restart or stop condition */ -#define _20_SCI_SSDA_LOW_LEVEL (0x20U) /* SSDA output low level */ -#define _30_SCI_SSDA_HIGH_IMPEDANCE (0x30U) /* SSDA output high impedance */ -/* SSCL output select (IICSCLS) */ -#define _00_SCI_SSCL_CLOCK_OUTPUT (0x00U) /* SSCL output is serial clock output */ -#define _40_SCI_SSCL_START_RESTART_STOP_CONDITION (0x40U) /* SSCL output generates start, restart or stop condition */ -#define _80_SCI_SSCL_LOW_LEVEL (0x80U) /* SSCL output low level */ -#define _C0_SCI_SSCL_HIGH_IMPEDANCE (0xC0U) /* SSCL output high impedance */ - -/* - I2C status register (SISR) -*/ -/* ACK reception data flag (IICACKR) */ -#define _00_SCI_ACK_RECEIVED (0x00U) /* ACK received */ -#define _01_SCI_NACK_RECEIVED (0x01U) /* NACK received */ - -/* - SPI mode register (SPMR) -*/ -/* SS pin function enable (SSE) */ -#define _00_SCI_SS_PIN_DISABLE (0x00U) /* SS pin function disabled */ -#define _01_SCI_SS_PIN_ENABLE (0x01U) /* SS pin function enabled */ -/* CTS enable (CTSE) */ -#define _00_SCI_RTS (0x00U) /* RTS function is enabled */ -#define _02_SCI_CTS (0x02U) /* CTS function is disabled */ -/* Master slave select (MSS) */ -#define _00_SCI_SPI_MASTER (0x00U) /* Master mode */ -#define _04_SCI_SPI_SLAVE (0x04U) /* Slave mode */ -/* Mode fault flag (MFF) */ -#define _00_SCI_NO_MODE_FAULT (0x00U) /* No mode fault */ -#define _10_SCI_MODE_FAULT (0x10U) /* Mode fault */ -/* Clock polarity select (CKPOL) */ -#define _00_SCI_CLOCK_NOT_INVERTED (0x00U) /* Clock polarity is not inverted */ -#define _40_SCI_CLOCK_INVERTED (0x40U) /* Clock polarity is inverted */ -/* Clock phase select (CKPH) */ -#define _00_SCI_CLOCK_NOT_DELAYED (0x00U) /* Clock is not delayed */ -#define _80_SCI_CLOCK_DELAYED (0x80U) /* Clock is delayed */ - -/* - Interrupt Source Priority Register n (IPRn) -*/ -/* Interrupt Priority Level Select (IPR[3:0]) */ -#define _00_SCI_PRIORITY_LEVEL0 (0x00U) /* Level 0 (interrupt disabled) */ -#define _01_SCI_PRIORITY_LEVEL1 (0x01U) /* Level 1 */ -#define _02_SCI_PRIORITY_LEVEL2 (0x02U) /* Level 2 */ -#define _03_SCI_PRIORITY_LEVEL3 (0x03U) /* Level 3 */ -#define _04_SCI_PRIORITY_LEVEL4 (0x04U) /* Level 4 */ -#define _05_SCI_PRIORITY_LEVEL5 (0x05U) /* Level 5 */ -#define _06_SCI_PRIORITY_LEVEL6 (0x06U) /* Level 6 */ -#define _07_SCI_PRIORITY_LEVEL7 (0x07U) /* Level 7 */ -#define _08_SCI_PRIORITY_LEVEL8 (0x08U) /* Level 8 */ -#define _09_SCI_PRIORITY_LEVEL9 (0x09U) /* Level 9 */ -#define _0A_SCI_PRIORITY_LEVEL10 (0x0AU) /* Level 10 */ -#define _0B_SCI_PRIORITY_LEVEL11 (0x0BU) /* Level 11 */ -#define _0C_SCI_PRIORITY_LEVEL12 (0x0CU) /* Level 12 */ -#define _0D_SCI_PRIORITY_LEVEL13 (0x0DU) /* Level 13 */ -#define _0E_SCI_PRIORITY_LEVEL14 (0x0EU) /* Level 14 */ -#define _0F_SCI_PRIORITY_LEVEL15 (0x0FU) /* Level 15 (highest) */ - -/* - Transfer status control value -*/ -/* Simple IIC Transmit Receive Flag */ -#define _80_SCI_IIC_TRANSMISSION (0x80U) -#define _00_SCI_IIC_RECEPTION (0x00U) -/* Simple IIC Start Stop Flag */ -#define _80_SCI_IIC_START_CYCLE (0x80U) -#define _00_SCI_IIC_STOP_CYCLE (0x00U) -/* Multiprocessor Asynchronous Communication Flag */ -#define _80_SCI_ID_TRANSMISSION_CYCLE (0x80U) -#define _00_SCI_DATA_TRANSMISSION_CYCLE (0x00U) - - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -void R_SCI1_Create(void); -void R_SCI1_Start(void); -void R_SCI1_Stop(void); -MD_STATUS R_SCI1_Serial_Send(uint8_t * const tx_buf, uint16_t tx_num); -MD_STATUS R_SCI1_Serial_Receive(uint8_t * const rx_buf, uint16_t rx_num); -static void r_sci1_callback_transmitend(void); -static void r_sci1_callback_receiveend(void); -static void r_sci1_callback_receiveerror(void); - -/* Start user code for function. Do not edit comment generated here */ - -/* Some of the code in this file is generated using "Code Generator" for e2 studio. - * Warnings exist in this module. */ - -/* Exported functions used to transmit a number of bytes and wait for completion */ -MD_STATUS R_SCI1_AsyncTransmit (uint8_t * const tx_buf, const uint16_t tx_num); - -/* Character is used to receive key presses from PC terminal */ -extern uint8_t g_rx_char; - -/* Flag used to control transmission to PC terminal */ -extern volatile uint8_t g_tx_flag; - -/* End user code. Do not edit comment generated here */ -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci_user.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci_user.c deleted file mode 100644 index aec0de101..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_sci_user.c +++ /dev/null @@ -1,252 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sci_user.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for SCI module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_sci.h" -/* Start user code for include. Do not edit comment generated here */ -#include "rskrx113def.h" -//_RB_#include "r_cg_cmt.h" -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -extern uint8_t * gp_sci1_tx_address; /* SCI1 send buffer address */ -extern uint16_t g_sci1_tx_count; /* SCI1 send data number */ -extern uint8_t * gp_sci1_rx_address; /* SCI1 receive buffer address */ -extern uint16_t g_sci1_rx_count; /* SCI1 receive data number */ -extern uint16_t g_sci1_rx_length; /* SCI1 receive data length */ -/* Start user code for global. Do not edit comment generated here */ - -/* Global used to receive a character from the PC terminal */ -uint8_t g_rx_char; - -/* Flag used to control transmission to PC terminal */ -volatile uint8_t g_tx_flag = FALSE; - -/* Flag used locally to detect transmission complete */ -static volatile uint8_t sci1_txdone; - -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: r_sci1_transmit_interrupt -* Description : None -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -#if FAST_INTERRUPT_VECTOR == VECT_SCI1_TXI1 -#pragma interrupt r_sci1_transmit_interrupt(vect=VECT(SCI1,TXI1),fint) -#else -#pragma interrupt r_sci1_transmit_interrupt(vect=VECT(SCI1,TXI1)) -#endif -static void r_sci1_transmit_interrupt(void) -{ - if (g_sci1_tx_count > 0U) - { - SCI1.TDR = *gp_sci1_tx_address; - gp_sci1_tx_address++; - g_sci1_tx_count--; - } - else - { - SCI1.SCR.BIT.TIE = 0U; - SCI1.SCR.BIT.TEIE = 1U; - } -} -/*********************************************************************************************************************** -* Function Name: r_sci1_transmitend_interrupt -* Description : None -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -#if FAST_INTERRUPT_VECTOR == VECT_SCI1_TEI1 -#pragma interrupt r_sci1_transmitend_interrupt(vect=VECT(SCI1,TEI1),fint) -#else -#pragma interrupt r_sci1_transmitend_interrupt(vect=VECT(SCI1,TEI1)) -#endif -static void r_sci1_transmitend_interrupt(void) -{ - /* Set TXD1 pin */ - PORT1.PMR.BYTE &= 0xBFU; - SCI1.SCR.BIT.TIE = 0U; - SCI1.SCR.BIT.TE = 0U; - SCI1.SCR.BIT.TEIE = 0U; - - r_sci1_callback_transmitend(); -} -/*********************************************************************************************************************** -* Function Name: r_sci1_receive_interrupt -* Description : None -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -#if FAST_INTERRUPT_VECTOR == VECT_SCI1_RXI1 -#pragma interrupt r_sci1_receive_interrupt(vect=VECT(SCI1,RXI1),fint) -#else -#pragma interrupt r_sci1_receive_interrupt(vect=VECT(SCI1,RXI1)) -#endif -static void r_sci1_receive_interrupt(void) -{ - if (g_sci1_rx_length > g_sci1_rx_count) - { - *gp_sci1_rx_address = SCI1.RDR; - gp_sci1_rx_address++; - g_sci1_rx_count++; - - if (g_sci1_rx_length == g_sci1_rx_count) - { - r_sci1_callback_receiveend(); - } - } -} -/*********************************************************************************************************************** -* Function Name: r_sci1_receiveerror_interrupt -* Description : None -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -#if FAST_INTERRUPT_VECTOR == VECT_SCI1_ERI1 -#pragma interrupt r_sci1_receiveerror_interrupt(vect=VECT(SCI1,ERI1),fint) -#else -#pragma interrupt r_sci1_receiveerror_interrupt(vect=VECT(SCI1,ERI1)) -#endif -static void r_sci1_receiveerror_interrupt(void) -{ - uint8_t err_type; - - r_sci1_callback_receiveerror(); - - /* Clear overrun, framing and parity error flags */ - err_type = SCI1.SSR.BYTE; - SCI1.SSR.BYTE = err_type & 0xC7U; -} -/*********************************************************************************************************************** -* Function Name: r_sci1_callback_transmitend -* Description : This function is a callback function when SCI1 finishes transmission. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -static void r_sci1_callback_transmitend(void) -{ - /* Start user code. Do not edit comment generated here */ - sci1_txdone = TRUE; - - /* End user code. Do not edit comment generated here */ -} -/*********************************************************************************************************************** -* Function Name: r_sci1_callback_receiveend -* Description : This function is a callback function when SCI1 finishes reception. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -static void r_sci1_callback_receiveend(void) -{ - /* Start user code. Do not edit comment generated here */ - /* Check the contents of g_rx_char */ - if ('z' == g_rx_char) - { - /* Stop the timer used to control transmission to PC terminal*/ -//_RB_ R_CMT0_Stop(); - - /* Turn off LED0 and turn on LED1 to indicate serial transmission - inactive */ - LED0 = LED_OFF; - LED1 = LED_ON; - } - else - { - /* Start the timer used to control transmission to PC terminal*/ -//_RB_ R_CMT0_Start(); - - /* Turn on LED0 and turn off LED1 to indicate serial transmission - active */ - LED0 = LED_ON; - LED1 = LED_OFF; - } - - /* Set up SCI1 receive buffer again */ - R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); - - /* End user code. Do not edit comment generated here */ -} -/*********************************************************************************************************************** -* Function Name: r_sci1_callback_receiveerror -* Description : This function is a callback function when SCI1 reception encounters error. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -static void r_sci1_callback_receiveerror(void) -{ - /* Start user code. Do not edit comment generated here */ - /* End user code. Do not edit comment generated here */ -} - -/* Start user code for adding. Do not edit comment generated here */ -/*********************************************************************************************************************** - * Function Name: R_SCI1_AsyncTransmit - * Description : This function sends SCI1 data and waits for the transmit end flag. - * Arguments : tx_buf - - * transfer buffer pointer - * tx_num - - * buffer size - * Return Value : status - - * MD_OK or MD_ARGERROR - ***********************************************************************************************************************/ -MD_STATUS R_SCI1_AsyncTransmit (uint8_t * const tx_buf, const uint16_t tx_num) -{ - MD_STATUS status = MD_OK; - - /* clear the flag before initiating a new transmission */ - sci1_txdone = FALSE; - - /* Send the data using the API */ - status = R_SCI1_Serial_Send(tx_buf, tx_num); - - /* Wait for the transmit end flag */ - while (FALSE == sci1_txdone) - { - /* Wait */ - } - return (status); -} -/*********************************************************************************************************************** - * End of function R_SCI1_AsyncTransmit - ***********************************************************************************************************************/ - -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_userdefine.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_userdefine.h deleted file mode 100644 index d5e1b6ab8..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_userdefine.h +++ /dev/null @@ -1,40 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_userdefine.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file includes user definition. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef _USER_DEF_H -#define _USER_DEF_H - -/*********************************************************************************************************************** -User definitions -***********************************************************************************************************************/ -#define FAST_INTERRUPT_VECTOR 0 - -/* Start user code for function. Do not edit comment generated here */ -#define TRUE (1) -#define FALSE (0) -/* End user code. Do not edit comment generated here */ -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/iodefine.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/iodefine.h deleted file mode 100644 index 9597b68ec..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/iodefine.h +++ /dev/null @@ -1,11809 +0,0 @@ -/***************************************************************/ -/* */ -/* PROJECT NAME : RTOSDemo */ -/* FILE : iodefine.h */ -/* DESCRIPTION : Definition of I/O Registers */ -/* CPU SERIES : RX100 */ -/* CPU TYPE : RX113 */ -/* */ -/* This file is generated by e2 studio. */ -/* */ -/***************************************************************/ - - - - -/********************************************************************************* -* -* Device : RX/RX100/RX113 -* -* File Name : iodefine.h -* -* Abstract : Definition of I/O Register. -* -* History : 0.4 (2013-11-18) [Hardware Manual Revision : 0.40] -* : 0.5 (2014-01-05) [Hardware Manual Revision : 0.50] -* : 1.0 (2014-07-22) [Hardware Manual Revision : 1.00] -* : 1.0A (2015-04-20) [Hardware Manual Revision : 1.02 + TU] -* -* NOTE : THIS IS A TYPICAL EXAMPLE. -* -* Copyright (C) 2015 (2013 - 2014) Renesas Electronics Corporation. -* -*********************************************************************************/ -/********************************************************************************/ -/* */ -/* DESCRIPTION : Definition of ICU Register */ -/* CPU TYPE : RX113 */ -/* */ -/* Usage : IR,DTCER,IER,IPR of ICU Register */ -/* The following IR, DTCE, IEN, IPR macro functions simplify usage. */ -/* The bit access operation is "Bit_Name(interrupt source,name)". */ -/* A part of the name can be omitted. */ -/* for example : */ -/* IR(MTU0,TGIA0) = 0; expands to : */ -/* ICU.IR[114].BIT.IR = 0; */ -/* */ -/* DTCE(ICU,IRQ0) = 1; expands to : */ -/* ICU.DTCER[64].BIT.DTCE = 1; */ -/* */ -/* IEN(CMT0,CMI0) = 1; expands to : */ -/* ICU.IER[0x03].BIT.IEN4 = 1; */ -/* */ -/* Usage : #pragma interrupt Function_Identifier(vect=**) */ -/* The number of vector is "(interrupt source, name)". */ -/* for example : */ -/* #pragma interrupt INT_IRQ0(vect=VECT(ICU,IRQ0)) expands to : */ -/* #pragma interrupt INT_IRQ0(vect=64) */ -/* #pragma interrupt INT_CMT0_CMI0(vect=VECT(CMT0,CMI0)) expands to : */ -/* #pragma interrupt INT_CMT0_CMI0(vect=28) */ -/* #pragma interrupt INT_MTU0_TGIA0(vect=VECT(MTU0,TGIA0)) expands to : */ -/* #pragma interrupt INT_MTU0_TGIA0(vect=114) */ -/* */ -/* Usage : MSTPCRA,MSTPCRB,MSTPCRC of SYSTEM Register */ -/* The bit access operation is "MSTP(name)". */ -/* The name that can be used is a macro name defined with "iodefine.h". */ -/* for example : */ -/* MSTP(TMR2) = 0; // TMR23,TMR2,TMR3 expands to : */ -/* SYSTEM.MSTPCRA.BIT.MSTPA4 = 0; */ -/* MSTP(SCI0) = 0; // SCI0,SMCI0 expands to : */ -/* SYSTEM.MSTPCRB.BIT.MSTPB31 = 0; */ -/* MSTP(MTU4) = 0; // MTU,MTU0,MTU1,MTU2,MTU3,MTU4,MTU5 expands to : */ -/* SYSTEM.MSTPCRA.BIT.MSTPA9 = 0; */ -/* MSTP(CMT3) = 0; // CMT2,CMT3 expands to : */ -/* SYSTEM.MSTPCRA.BIT.MSTPA14 = 0; */ -/* */ -/* */ -/********************************************************************************/ -#ifndef __RX113IODEFINE_HEADER__ -#define __RX113IODEFINE_HEADER__ - -#pragma pack(4) - -struct st_bsc { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char STSCLR : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char STSCLR : 1; -#endif - } BIT; - } BERCLR; - char wk0[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IGAEN : 1; - unsigned char TOEN : 1; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char TOEN : 1; - unsigned char IGAEN : 1; -#endif - } BIT; - } BEREN; - char wk1[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IA : 1; - unsigned char TO : 1; - unsigned char : 2; - unsigned char MST : 3; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char MST : 3; - unsigned char : 2; - unsigned char TO : 1; - unsigned char IA : 1; -#endif - } BIT; - } BERSR1; - char wk2[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 3; - unsigned short ADDR : 13; -#else - unsigned short ADDR : 13; - unsigned short : 3; -#endif - } BIT; - } BERSR2; - char wk3[4]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short BPRA : 2; - unsigned short BPRO : 2; - unsigned short BPIB : 2; - unsigned short BPGB : 2; - unsigned short : 2; - unsigned short BPFB : 2; - unsigned short : 4; -#else - unsigned short : 4; - unsigned short BPFB : 2; - unsigned short : 2; - unsigned short BPGB : 2; - unsigned short BPIB : 2; - unsigned short BPRO : 2; - unsigned short BPRA : 2; -#endif - } BIT; - } BUSPRI; -}; - -struct st_cac { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CFME : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char CFME : 1; -#endif - } BIT; - } CACR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CACREFE : 1; - unsigned char FMCS : 3; - unsigned char TCSS : 2; - unsigned char EDGES : 2; -#else - unsigned char EDGES : 2; - unsigned char TCSS : 2; - unsigned char FMCS : 3; - unsigned char CACREFE : 1; -#endif - } BIT; - } CACR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char RPS : 1; - unsigned char RSCS : 3; - unsigned char RCDS : 2; - unsigned char DFS : 2; -#else - unsigned char DFS : 2; - unsigned char RCDS : 2; - unsigned char RSCS : 3; - unsigned char RPS : 1; -#endif - } BIT; - } CACR2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char FERRIE : 1; - unsigned char MENDIE : 1; - unsigned char OVFIE : 1; - unsigned char : 1; - unsigned char FERRFCL : 1; - unsigned char MENDFCL : 1; - unsigned char OVFFCL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char OVFFCL : 1; - unsigned char MENDFCL : 1; - unsigned char FERRFCL : 1; - unsigned char : 1; - unsigned char OVFIE : 1; - unsigned char MENDIE : 1; - unsigned char FERRIE : 1; -#endif - } BIT; - } CAICR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char FERRF : 1; - unsigned char MENDF : 1; - unsigned char OVFF : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char OVFF : 1; - unsigned char MENDF : 1; - unsigned char FERRF : 1; -#endif - } BIT; - } CASTR; - char wk0[1]; - unsigned short CAULVR; - unsigned short CALLVR; - unsigned short CACNTBR; -}; - -struct st_cmpb { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CPB0INI : 1; - unsigned char : 3; - unsigned char CPB1INI : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char CPB1INI : 1; - unsigned char : 3; - unsigned char CPB0INI : 1; -#endif - } BIT; - } CPBCNT1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CPB0WCP : 1; - unsigned char : 3; - unsigned char CPB1WCP : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char CPB1WCP : 1; - unsigned char : 3; - unsigned char CPB0WCP : 1; -#endif - } BIT; - } CPBCNT2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 3; - unsigned char CPB0OUT : 1; - unsigned char : 3; - unsigned char CPB1OUT : 1; -#else - unsigned char CPB1OUT : 1; - unsigned char : 3; - unsigned char CPB0OUT : 1; - unsigned char : 3; -#endif - } BIT; - } CPBFLG; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CPB0INTEN : 1; - unsigned char CPB0INTEG : 1; - unsigned char CPB0INTPL : 1; - unsigned char : 1; - unsigned char CPB1INTEN : 1; - unsigned char CPB1INTEG : 1; - unsigned char CPB1INTPL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char CPB1INTPL : 1; - unsigned char CPB1INTEG : 1; - unsigned char CPB1INTEN : 1; - unsigned char : 1; - unsigned char CPB0INTPL : 1; - unsigned char CPB0INTEG : 1; - unsigned char CPB0INTEN : 1; -#endif - } BIT; - } CPBINT; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CPB0FEN : 1; - unsigned char : 1; - unsigned char CPB0F : 2; - unsigned char CPB1FEN : 1; - unsigned char : 1; - unsigned char CPB1F : 2; -#else - unsigned char CPB1F : 2; - unsigned char : 1; - unsigned char CPB1FEN : 1; - unsigned char CPB0F : 2; - unsigned char : 1; - unsigned char CPB0FEN : 1; -#endif - } BIT; - } CPBF; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CPBSPDMD : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char CPBSPDMD : 1; -#endif - } BIT; - } CPBMD; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CPB0VRF : 1; - unsigned char : 3; - unsigned char CPB1VRF : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char CPB1VRF : 1; - unsigned char : 3; - unsigned char CPB0VRF : 1; -#endif - } BIT; - } CPBREF; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CPB0OE : 1; - unsigned char CPB0OP : 1; - unsigned char : 2; - unsigned char CPB1OE : 1; - unsigned char CPB1OP : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char CPB1OP : 1; - unsigned char CPB1OE : 1; - unsigned char : 2; - unsigned char CPB0OP : 1; - unsigned char CPB0OE : 1; -#endif - } BIT; - } CPBOCR; -}; - -struct st_cmt { - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short STR0 : 1; - unsigned short STR1 : 1; - unsigned short : 14; -#else - unsigned short : 14; - unsigned short STR1 : 1; - unsigned short STR0 : 1; -#endif - } BIT; - } CMSTR0; - char wk0[14]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short STR2 : 1; - unsigned short STR3 : 1; - unsigned short : 14; -#else - unsigned short : 14; - unsigned short STR3 : 1; - unsigned short STR2 : 1; -#endif - } BIT; - } CMSTR1; -}; - -struct st_cmt0 { - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CKS : 2; - unsigned short : 4; - unsigned short CMIE : 1; - unsigned short : 9; -#else - unsigned short : 9; - unsigned short CMIE : 1; - unsigned short : 4; - unsigned short CKS : 2; -#endif - } BIT; - } CMCR; - unsigned short CMCNT; - unsigned short CMCOR; -}; - -struct st_crc { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char GPS : 2; - unsigned char LMS : 1; - unsigned char : 4; - unsigned char DORCLR : 1; -#else - unsigned char DORCLR : 1; - unsigned char : 4; - unsigned char LMS : 1; - unsigned char GPS : 2; -#endif - } BIT; - } CRCCR; - unsigned char CRCDIR; - unsigned short CRCDOR; -}; - -struct st_ctsu { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUSTRT : 1; - unsigned char CTSUCAP : 1; - unsigned char CTSUSNZ : 1; - unsigned char : 1; - unsigned char CTSUINIT : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char CTSUINIT : 1; - unsigned char : 1; - unsigned char CTSUSNZ : 1; - unsigned char CTSUCAP : 1; - unsigned char CTSUSTRT : 1; -#endif - } BIT; - } CTSUCR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUPON : 1; - unsigned char CTSUCSW : 1; - unsigned char CTSUATUNE0 : 1; - unsigned char CTSUATUNE1 : 1; - unsigned char CTSUCLK : 2; - unsigned char CTSUMD : 2; -#else - unsigned char CTSUMD : 2; - unsigned char CTSUCLK : 2; - unsigned char CTSUATUNE1 : 1; - unsigned char CTSUATUNE0 : 1; - unsigned char CTSUCSW : 1; - unsigned char CTSUPON : 1; -#endif - } BIT; - } CTSUCR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUPRRATIO : 4; - unsigned char CTSUPRMODE : 2; - unsigned char CTSUSOFF : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char CTSUSOFF : 1; - unsigned char CTSUPRMODE : 2; - unsigned char CTSUPRRATIO : 4; -#endif - } BIT; - } CTSUSDPRS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUSST : 8; -#else - unsigned char CTSUSST : 8; -#endif - } BIT; - } CTSUSST; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUMCH0 : 4; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char CTSUMCH0 : 4; -#endif - } BIT; - } CTSUMCH0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUMCH1 : 4; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char CTSUMCH1 : 4; -#endif - } BIT; - } CTSUMCH1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUCHAC00 : 1; - unsigned char CTSUCHAC01 : 1; - unsigned char CTSUCHAC02 : 1; - unsigned char CTSUCHAC03 : 1; - unsigned char CTSUCHAC04 : 1; - unsigned char CTSUCHAC05 : 1; - unsigned char CTSUCHAC06 : 1; - unsigned char CTSUCHAC07 : 1; -#else - unsigned char CTSUCHAC07 : 1; - unsigned char CTSUCHAC06 : 1; - unsigned char CTSUCHAC05 : 1; - unsigned char CTSUCHAC04 : 1; - unsigned char CTSUCHAC03 : 1; - unsigned char CTSUCHAC02 : 1; - unsigned char CTSUCHAC01 : 1; - unsigned char CTSUCHAC00 : 1; -#endif - } BIT; - } CTSUCHAC0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUCHAC10 : 1; - unsigned char CTSUCHAC11 : 1; - unsigned char CTSUCHAC12 : 1; - unsigned char CTSUCHAC13 : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char CTSUCHAC13 : 1; - unsigned char CTSUCHAC12 : 1; - unsigned char CTSUCHAC11 : 1; - unsigned char CTSUCHAC10 : 1; -#endif - } BIT; - } CTSUCHAC1; - char wk0[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUCHTRC00 : 1; - unsigned char CTSUCHTRC01 : 1; - unsigned char CTSUCHTRC02 : 1; - unsigned char CTSUCHTRC03 : 1; - unsigned char CTSUCHTRC04 : 1; - unsigned char CTSUCHTRC05 : 1; - unsigned char CTSUCHTRC06 : 1; - unsigned char CTSUCHTRC07 : 1; -#else - unsigned char CTSUCHTRC07 : 1; - unsigned char CTSUCHTRC06 : 1; - unsigned char CTSUCHTRC05 : 1; - unsigned char CTSUCHTRC04 : 1; - unsigned char CTSUCHTRC03 : 1; - unsigned char CTSUCHTRC02 : 1; - unsigned char CTSUCHTRC01 : 1; - unsigned char CTSUCHTRC00 : 1; -#endif - } BIT; - } CTSUCHTRC0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUCHTRC10 : 1; - unsigned char CTSUCHTRC11 : 1; - unsigned char CTSUCHTRC12 : 1; - unsigned char CTSUCHTRC13 : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char CTSUCHTRC13 : 1; - unsigned char CTSUCHTRC12 : 1; - unsigned char CTSUCHTRC11 : 1; - unsigned char CTSUCHTRC10 : 1; -#endif - } BIT; - } CTSUCHTRC1; - char wk1[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUSSMOD : 2; - unsigned char : 2; - unsigned char CTSUSSCNT : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char CTSUSSCNT : 2; - unsigned char : 2; - unsigned char CTSUSSMOD : 2; -#endif - } BIT; - } CTSUDCLKC; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CTSUSTC : 3; - unsigned char : 1; - unsigned char CTSUDTSR : 1; - unsigned char CTSUSOVF : 1; - unsigned char CTSUROVF : 1; - unsigned char CTSUPS : 1; -#else - unsigned char CTSUPS : 1; - unsigned char CTSUROVF : 1; - unsigned char CTSUSOVF : 1; - unsigned char CTSUDTSR : 1; - unsigned char : 1; - unsigned char CTSUSTC : 3; -#endif - } BIT; - } CTSUST; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short CTSUSSDIV : 4; - unsigned short : 4; -#else - unsigned short : 4; - unsigned short CTSUSSDIV : 4; - unsigned short : 8; -#endif - } BIT; - } CTSUSSC; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CTSUSO : 10; - unsigned short CTSUSNUM : 6; -#else - unsigned short CTSUSNUM : 6; - unsigned short CTSUSO : 10; -#endif - } BIT; - } CTSUSO0; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CTSURICOA : 8; - unsigned short CTSUSDPA : 5; - unsigned short CTSUICOG : 2; - unsigned short : 1; -#else - unsigned short : 1; - unsigned short CTSUICOG : 2; - unsigned short CTSUSDPA : 5; - unsigned short CTSURICOA : 8; -#endif - } BIT; - } CTSUSO1; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CTSUSC : 16; -#else - unsigned short CTSUSC : 16; -#endif - } BIT; - } CTSUSC; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CTSURC : 16; -#else - unsigned short CTSURC : 16; -#endif - } BIT; - } CTSURC; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 15; - unsigned short CTSUICOMP : 1; -#else - unsigned short CTSUICOMP : 1; - unsigned short : 15; -#endif - } BIT; - } CTSUERRS; -}; - -struct st_da { - unsigned short DADR0; - unsigned short DADR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char DAOE0 : 1; - unsigned char DAOE1 : 1; -#else - unsigned char DAOE1 : 1; - unsigned char DAOE0 : 1; - unsigned char : 6; -#endif - } BIT; - } DACR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char DPSEL : 1; -#else - unsigned char DPSEL : 1; - unsigned char : 7; -#endif - } BIT; - } DADPR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char DAADST : 1; -#else - unsigned char DAADST : 1; - unsigned char : 7; -#endif - } BIT; - } DAADSCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char REF : 3; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char REF : 3; -#endif - } BIT; - } DAVREFCR; -}; - -struct st_doc { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OMS : 2; - unsigned char DCSEL : 1; - unsigned char : 1; - unsigned char DOPCIE : 1; - unsigned char DOPCF : 1; - unsigned char DOPCFCL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char DOPCFCL : 1; - unsigned char DOPCF : 1; - unsigned char DOPCIE : 1; - unsigned char : 1; - unsigned char DCSEL : 1; - unsigned char OMS : 2; -#endif - } BIT; - } DOCR; - char wk0[1]; - unsigned short DODIR; - unsigned short DODSR; -}; - -struct st_dtc { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 4; - unsigned char RRS : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char RRS : 1; - unsigned char : 4; -#endif - } BIT; - } DTCCR; - char wk0[3]; - void *DTCVBR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SHORT : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char SHORT : 1; -#endif - } BIT; - } DTCADMOD; - char wk1[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char DTCST : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char DTCST : 1; -#endif - } BIT; - } DTCST; - char wk2[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short VECN : 8; - unsigned short : 7; - unsigned short ACT : 1; -#else - unsigned short ACT : 1; - unsigned short : 7; - unsigned short VECN : 8; -#endif - } BIT; - } DTCSTS; -}; - -struct st_elc { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ELCON : 1; -#else - unsigned char ELCON : 1; - unsigned char : 7; -#endif - } BIT; - } ELCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ELS : 8; -#else - unsigned char ELS : 8; -#endif - } BIT; - } ELSR[26]; - char wk0[4]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 2; - unsigned char MTU1MD : 2; - unsigned char MTU2MD : 2; - unsigned char MTU3MD : 2; -#else - unsigned char MTU3MD : 2; - unsigned char MTU2MD : 2; - unsigned char MTU1MD : 2; - unsigned char : 2; -#endif - } BIT; - } ELOPA; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MTU4MD : 2; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char MTU4MD : 2; -#endif - } BIT; - } ELOPB; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 2; - unsigned char CMT1MD : 2; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char CMT1MD : 2; - unsigned char : 2; -#endif - } BIT; - } ELOPC; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TMR0MD : 2; - unsigned char : 2; - unsigned char TMR2MD : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char TMR2MD : 2; - unsigned char : 2; - unsigned char TMR0MD : 2; -#endif - } BIT; - } ELOPD; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PGR0 : 1; - unsigned char PGR1 : 1; - unsigned char PGR2 : 1; - unsigned char PGR3 : 1; - unsigned char PGR4 : 1; - unsigned char PGR5 : 1; - unsigned char PGR6 : 1; - unsigned char PGR7 : 1; -#else - unsigned char PGR7 : 1; - unsigned char PGR6 : 1; - unsigned char PGR5 : 1; - unsigned char PGR4 : 1; - unsigned char PGR3 : 1; - unsigned char PGR2 : 1; - unsigned char PGR1 : 1; - unsigned char PGR0 : 1; -#endif - } BIT; - } PGR1; - char wk1[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PGCI : 2; - unsigned char PGCOVE : 1; - unsigned char : 1; - unsigned char PGCO : 3; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char PGCO : 3; - unsigned char : 1; - unsigned char PGCOVE : 1; - unsigned char PGCI : 2; -#endif - } BIT; - } PGC1; - char wk2[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PDBF0 : 1; - unsigned char PDBF1 : 1; - unsigned char PDBF2 : 1; - unsigned char PDBF3 : 1; - unsigned char PDBF4 : 1; - unsigned char PDBF5 : 1; - unsigned char PDBF6 : 1; - unsigned char PDBF7 : 1; -#else - unsigned char PDBF7 : 1; - unsigned char PDBF6 : 1; - unsigned char PDBF5 : 1; - unsigned char PDBF4 : 1; - unsigned char PDBF3 : 1; - unsigned char PDBF2 : 1; - unsigned char PDBF1 : 1; - unsigned char PDBF0 : 1; -#endif - } BIT; - } PDBF1; - char wk3[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSB : 3; - unsigned char PSP : 2; - unsigned char PSM : 2; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char PSM : 2; - unsigned char PSP : 2; - unsigned char PSB : 3; -#endif - } BIT; - } PEL0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSB : 3; - unsigned char PSP : 2; - unsigned char PSM : 2; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char PSM : 2; - unsigned char PSP : 2; - unsigned char PSB : 3; -#endif - } BIT; - } PEL1; - char wk4[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SEG : 1; - unsigned char : 5; - unsigned char WE : 1; - unsigned char WI : 1; -#else - unsigned char WI : 1; - unsigned char WE : 1; - unsigned char : 5; - unsigned char SEG : 1; -#endif - } BIT; - } ELSEGR; -}; - -struct st_flash { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char DFLEN : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char DFLEN : 1; -#endif - } BIT; - } DFLCTL; - char wk0[31]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short SASMF : 1; - unsigned short : 7; -#else - unsigned short : 7; - unsigned short SASMF : 1; - unsigned short : 8; -#endif - } BIT; - } FSCMR; - unsigned short FAWSMR; - unsigned short FAWEMR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PCKA : 5; - unsigned char : 1; - unsigned char SAS : 2; -#else - unsigned char SAS : 2; - unsigned char : 1; - unsigned char PCKA : 5; -#endif - } BIT; - } FISR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CMD : 3; - unsigned char : 4; - unsigned char OPST : 1; -#else - unsigned char OPST : 1; - unsigned char : 4; - unsigned char CMD : 3; -#endif - } BIT; - } FEXCR; - unsigned short FEAML; -// char wk1[1]; - unsigned char FEAMH; - char wk2[5]; - unsigned char FPR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PERR : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char PERR : 1; -#endif - } BIT; - } FPSR; - unsigned short FRBL; - unsigned short FRBH; - char wk3[16058]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 1; - unsigned char FMS0 : 1; - unsigned char : 1; - unsigned char RPDIS : 1; - unsigned char FMS1 : 1; - unsigned char : 1; - unsigned char LVPE : 1; - unsigned char FMS2 : 1; -#else - unsigned char FMS2 : 1; - unsigned char LVPE : 1; - unsigned char : 1; - unsigned char FMS1 : 1; - unsigned char RPDIS : 1; - unsigned char : 1; - unsigned char FMS0 : 1; - unsigned char : 1; -#endif - } BIT; - } FPMCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char EXS : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char EXS : 1; -#endif - } BIT; - } FASR; - unsigned short FSARL; -// char wk4[1]; - unsigned char FSARH; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CMD : 4; - unsigned char DRC : 1; - unsigned char : 1; - unsigned char STOP : 1; - unsigned char OPST : 1; -#else - unsigned char OPST : 1; - unsigned char STOP : 1; - unsigned char : 1; - unsigned char DRC : 1; - unsigned char CMD : 4; -#endif - } BIT; - } FCR; - unsigned short FEARL; - unsigned char FEARH; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char FRESET : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char FRESET : 1; -#endif - } BIT; - } FRESETR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ERERR : 1; - unsigned char PRGERR : 1; - unsigned char : 1; - unsigned char BCERR : 1; - unsigned char ILGLERR : 1; - unsigned char EILGLERR : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char EILGLERR : 1; - unsigned char ILGLERR : 1; - unsigned char BCERR : 1; - unsigned char : 1; - unsigned char PRGERR : 1; - unsigned char ERERR : 1; -#endif - } BIT; - } FSTATR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 1; - unsigned char DRRDY : 1; - unsigned char : 4; - unsigned char FRDY : 1; - unsigned char EXRDY : 1; -#else - unsigned char EXRDY : 1; - unsigned char FRDY : 1; - unsigned char : 4; - unsigned char DRRDY : 1; - unsigned char : 1; -#endif - } BIT; - } FSTATR1; - unsigned short FWBL; - unsigned short FWBH; - char wk5[34]; - union { - unsigned short WORD; -// struct { -// unsigned short FEKEY:8; -// unsigned short FENTRYD:1; -// unsigned short :6; -// unsigned short FENTRY0:1; -// } BIT; - } FENTRYR; -}; - -struct st_icu { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IR : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char IR : 1; -#endif - } BIT; - } IR[250]; - char wk0[6]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char DTCE : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char DTCE : 1; -#endif - } BIT; - } DTCER[249]; - char wk1[7]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IEN0 : 1; - unsigned char IEN1 : 1; - unsigned char IEN2 : 1; - unsigned char IEN3 : 1; - unsigned char IEN4 : 1; - unsigned char IEN5 : 1; - unsigned char IEN6 : 1; - unsigned char IEN7 : 1; -#else - unsigned char IEN7 : 1; - unsigned char IEN6 : 1; - unsigned char IEN5 : 1; - unsigned char IEN4 : 1; - unsigned char IEN3 : 1; - unsigned char IEN2 : 1; - unsigned char IEN1 : 1; - unsigned char IEN0 : 1; -#endif - } BIT; - } IER[32]; - char wk2[192]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SWINT : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char SWINT : 1; -#endif - } BIT; - } SWINTR; - char wk3[15]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short FVCT : 8; - unsigned short : 7; - unsigned short FIEN : 1; -#else - unsigned short FIEN : 1; - unsigned short : 7; - unsigned short FVCT : 8; -#endif - } BIT; - } FIR; - char wk4[14]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IPR : 4; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char IPR : 4; -#endif - } BIT; - } IPR[250]; - char wk5[262]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 2; - unsigned char IRQMD : 2; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char IRQMD : 2; - unsigned char : 2; -#endif - } BIT; - } IRQCR[8]; - char wk6[8]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char FLTEN0 : 1; - unsigned char FLTEN1 : 1; - unsigned char FLTEN2 : 1; - unsigned char FLTEN3 : 1; - unsigned char FLTEN4 : 1; - unsigned char FLTEN5 : 1; - unsigned char FLTEN6 : 1; - unsigned char FLTEN7 : 1; -#else - unsigned char FLTEN7 : 1; - unsigned char FLTEN6 : 1; - unsigned char FLTEN5 : 1; - unsigned char FLTEN4 : 1; - unsigned char FLTEN3 : 1; - unsigned char FLTEN2 : 1; - unsigned char FLTEN1 : 1; - unsigned char FLTEN0 : 1; -#endif - } BIT; - } IRQFLTE0; - char wk7[3]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short FCLKSEL0 : 2; - unsigned short FCLKSEL1 : 2; - unsigned short FCLKSEL2 : 2; - unsigned short FCLKSEL3 : 2; - unsigned short FCLKSEL4 : 2; - unsigned short FCLKSEL5 : 2; - unsigned short FCLKSEL6 : 2; - unsigned short FCLKSEL7 : 2; -#else - unsigned short FCLKSEL7 : 2; - unsigned short FCLKSEL6 : 2; - unsigned short FCLKSEL5 : 2; - unsigned short FCLKSEL4 : 2; - unsigned short FCLKSEL3 : 2; - unsigned short FCLKSEL2 : 2; - unsigned short FCLKSEL1 : 2; - unsigned short FCLKSEL0 : 2; -#endif - } BIT; - } IRQFLTC0; - char wk8[106]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NMIST : 1; - unsigned char OSTST : 1; - unsigned char : 1; - unsigned char IWDTST : 1; - unsigned char LVD1ST : 1; - unsigned char LVD2ST : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char LVD2ST : 1; - unsigned char LVD1ST : 1; - unsigned char IWDTST : 1; - unsigned char : 1; - unsigned char OSTST : 1; - unsigned char NMIST : 1; -#endif - } BIT; - } NMISR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NMIEN : 1; - unsigned char OSTEN : 1; - unsigned char : 1; - unsigned char IWDTEN : 1; - unsigned char LVD1EN : 1; - unsigned char LVD2EN : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char LVD2EN : 1; - unsigned char LVD1EN : 1; - unsigned char IWDTEN : 1; - unsigned char : 1; - unsigned char OSTEN : 1; - unsigned char NMIEN : 1; -#endif - } BIT; - } NMIER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NMICLR : 1; - unsigned char OSTCLR : 1; - unsigned char : 1; - unsigned char IWDTCLR : 1; - unsigned char LVD1CLR : 1; - unsigned char LVD2CLR : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char LVD2CLR : 1; - unsigned char LVD1CLR : 1; - unsigned char IWDTCLR : 1; - unsigned char : 1; - unsigned char OSTCLR : 1; - unsigned char NMICLR : 1; -#endif - } BIT; - } NMICLR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 3; - unsigned char NMIMD : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char NMIMD : 1; - unsigned char : 3; -#endif - } BIT; - } NMICR; - char wk9[12]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFLTEN : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char NFLTEN : 1; -#endif - } BIT; - } NMIFLTE; - char wk10[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFCLKSEL : 2; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char NFCLKSEL : 2; -#endif - } BIT; - } NMIFLTC; -}; - -struct st_irda { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 2; - unsigned char IRRXINV : 1; - unsigned char IRTXINV : 1; - unsigned char IRCKS : 3; - unsigned char IRE : 1; -#else - unsigned char IRE : 1; - unsigned char IRCKS : 3; - unsigned char IRTXINV : 1; - unsigned char IRRXINV : 1; - unsigned char : 2; -#endif - } BIT; - } IRCR; -}; - -struct st_iwdt { - unsigned char IWDTRR; - char wk0[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short TOPS : 2; - unsigned short : 2; - unsigned short CKS : 4; - unsigned short RPES : 2; - unsigned short : 2; - unsigned short RPSS : 2; - unsigned short : 2; -#else - unsigned short : 2; - unsigned short RPSS : 2; - unsigned short : 2; - unsigned short RPES : 2; - unsigned short CKS : 4; - unsigned short : 2; - unsigned short TOPS : 2; -#endif - } BIT; - } IWDTCR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CNTVAL : 14; - unsigned short UNDFF : 1; - unsigned short REFEF : 1; -#else - unsigned short REFEF : 1; - unsigned short UNDFF : 1; - unsigned short CNTVAL : 14; -#endif - } BIT; - } IWDTSR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char RSTIRQS : 1; -#else - unsigned char RSTIRQS : 1; - unsigned char : 7; -#endif - } BIT; - } IWDTRCR; - char wk1[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char SLCSTP : 1; -#else - unsigned char SLCSTP : 1; - unsigned char : 7; -#endif - } BIT; - } IWDTCSTPR; -}; - -struct st_lcdc { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LBAS : 2; - unsigned char LDTY : 3; - unsigned char LWAVE : 1; - unsigned char MDSET : 2; -#else - unsigned char MDSET : 2; - unsigned char LWAVE : 1; - unsigned char LDTY : 3; - unsigned char LBAS : 2; -#endif - } BIT; - } LCDM0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LCDVLM : 1; - unsigned char : 2; - unsigned char LCDSEL : 1; - unsigned char BLON : 1; - unsigned char VLCON : 1; - unsigned char SCOC : 1; - unsigned char LCDON : 1; -#else - unsigned char LCDON : 1; - unsigned char SCOC : 1; - unsigned char VLCON : 1; - unsigned char BLON : 1; - unsigned char LCDSEL : 1; - unsigned char : 2; - unsigned char LCDVLM : 1; -#endif - } BIT; - } LCDM1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LCDC0 : 6; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char LCDC0 : 6; -#endif - } BIT; - } LCDC0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char VLCD : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char VLCD : 5; -#endif - } BIT; - } VLCD; - char wk0[60]; - unsigned char SEG00; - unsigned char SEG01; - unsigned char SEG02; - unsigned char SEG03; - unsigned char SEG04; - unsigned char SEG05; - unsigned char SEG06; - unsigned char SEG07; - unsigned char SEG08; - unsigned char SEG09; - unsigned char SEG10; - unsigned char SEG11; - unsigned char SEG12; - unsigned char SEG13; - unsigned char SEG14; - unsigned char SEG15; - unsigned char SEG16; - unsigned char SEG17; - unsigned char SEG18; - unsigned char SEG19; - unsigned char SEG20; - unsigned char SEG21; - unsigned char SEG22; - unsigned char SEG23; - unsigned char SEG24; - unsigned char SEG25; - unsigned char SEG26; - unsigned char SEG27; - unsigned char SEG28; - unsigned char SEG29; - unsigned char SEG30; - unsigned char SEG31; - unsigned char SEG32; - unsigned char SEG33; - unsigned char SEG34; - unsigned char SEG35; - unsigned char SEG36; - unsigned char SEG37; - unsigned char SEG38; - unsigned char SEG39; -}; - -struct st_lpt { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LPCNTPSSEL : 3; - unsigned char : 1; - unsigned char LPCNTCKSEL : 1; - unsigned char : 1; - unsigned char LPCMRE0 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char LPCMRE0 : 1; - unsigned char : 1; - unsigned char LPCNTCKSEL : 1; - unsigned char : 1; - unsigned char LPCNTPSSEL : 3; -#endif - } BIT; - } LPTCR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LPCNTSTP : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char LPCNTSTP : 1; -#endif - } BIT; - } LPTCR2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LPCNTEN : 1; - unsigned char LPCNTRST : 1; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char LPCNTRST : 1; - unsigned char LPCNTEN : 1; -#endif - } BIT; - } LPTCR3; - char wk0[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short LPCNTPRD : 16; -#else - unsigned short LPCNTPRD : 16; -#endif - } BIT; - } LPTPRD; - char wk1[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short LPCMR0 : 16; -#else - unsigned short LPCMR0 : 16; -#endif - } BIT; - } LPCMR0; - char wk2[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 15; - unsigned short LPWKUPEN : 1; -#else - unsigned short LPWKUPEN : 1; - unsigned short : 15; -#endif - } BIT; - } LPWUCR; -}; - -struct st_mpc { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char PFSWE : 1; - unsigned char B0WI : 1; -#else - unsigned char B0WI : 1; - unsigned char PFSWE : 1; - unsigned char : 6; -#endif - } BIT; - } PWPR; - char wk0[34]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P02PFS; - char wk1[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P04PFS; - char wk2[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P07PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P10PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P11PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P12PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P13PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P14PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P15PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P16PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P17PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P20PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P21PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P22PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P23PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P24PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P25PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P26PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P27PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P30PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P31PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P32PFS; - char wk3[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 6; -#endif - } BIT; - } P35PFS; - char wk4[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } P40PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } P41PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } P42PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } P43PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } P44PFS; - char wk5[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } P46PFS; - char wk6[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P50PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P51PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P52PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P53PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P54PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } P55PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } P56PFS; - char wk7[25]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } P90PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } P91PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } P92PFS; - char wk8[5]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PA0PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PA1PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PA2PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PA3PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PA4PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PA5PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PA6PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PA7PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PB0PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PB1PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PB2PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PB3PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PB4PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PB5PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PB6PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PB7PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PC0PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PC1PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PC2PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PC3PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PC4PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PC5PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PC6PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PC7PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PD0PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PD1PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PD2PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PD3PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PD4PFS; - char wk9[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PE0PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PE1PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PE2PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PE3PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PE4PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PE5PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PE6PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 1; - unsigned char ISEL : 1; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char ISEL : 1; - unsigned char : 1; - unsigned char PSEL : 5; -#endif - } BIT; - } PE7PFS; - char wk10[6]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PF6PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PF7PFS; - char wk11[16]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } PJ0PFS; - char wk12[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } PJ2PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PSEL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char PSEL : 5; -#endif - } BIT; - } PJ3PFS; - char wk13[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } PJ6PFS; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ASEL : 1; -#else - unsigned char ASEL : 1; - unsigned char : 7; -#endif - } BIT; - } PJ7PFS; -}; - -struct st_mtu { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OE3B : 1; - unsigned char OE4A : 1; - unsigned char OE4B : 1; - unsigned char OE3D : 1; - unsigned char OE4C : 1; - unsigned char OE4D : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char OE4D : 1; - unsigned char OE4C : 1; - unsigned char OE3D : 1; - unsigned char OE4B : 1; - unsigned char OE4A : 1; - unsigned char OE3B : 1; -#endif - } BIT; - } TOER; - char wk0[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char UF : 1; - unsigned char VF : 1; - unsigned char WF : 1; - unsigned char FB : 1; - unsigned char P : 1; - unsigned char N : 1; - unsigned char BDC : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char BDC : 1; - unsigned char N : 1; - unsigned char P : 1; - unsigned char FB : 1; - unsigned char WF : 1; - unsigned char VF : 1; - unsigned char UF : 1; -#endif - } BIT; - } TGCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OLSP : 1; - unsigned char OLSN : 1; - unsigned char TOCS : 1; - unsigned char TOCL : 1; - unsigned char : 2; - unsigned char PSYE : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char PSYE : 1; - unsigned char : 2; - unsigned char TOCL : 1; - unsigned char TOCS : 1; - unsigned char OLSN : 1; - unsigned char OLSP : 1; -#endif - } BIT; - } TOCR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OLS1P : 1; - unsigned char OLS1N : 1; - unsigned char OLS2P : 1; - unsigned char OLS2N : 1; - unsigned char OLS3P : 1; - unsigned char OLS3N : 1; - unsigned char BF : 2; -#else - unsigned char BF : 2; - unsigned char OLS3N : 1; - unsigned char OLS3P : 1; - unsigned char OLS2N : 1; - unsigned char OLS2P : 1; - unsigned char OLS1N : 1; - unsigned char OLS1P : 1; -#endif - } BIT; - } TOCR2; - char wk1[4]; - unsigned short TCDR; - unsigned short TDDR; - char wk2[8]; - unsigned short TCNTS; - unsigned short TCBR; - char wk3[12]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char T4VCOR : 3; - unsigned char T4VEN : 1; - unsigned char T3ACOR : 3; - unsigned char T3AEN : 1; -#else - unsigned char T3AEN : 1; - unsigned char T3ACOR : 3; - unsigned char T4VEN : 1; - unsigned char T4VCOR : 3; -#endif - } BIT; - } TITCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char T4VCNT : 3; - unsigned char : 1; - unsigned char T3ACNT : 3; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char T3ACNT : 3; - unsigned char : 1; - unsigned char T4VCNT : 3; -#endif - } BIT; - } TITCNT; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BTE : 2; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char BTE : 2; -#endif - } BIT; - } TBTER; - char wk4[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TDER : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char TDER : 1; -#endif - } BIT; - } TDER; - char wk5[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OLS1P : 1; - unsigned char OLS1N : 1; - unsigned char OLS2P : 1; - unsigned char OLS2N : 1; - unsigned char OLS3P : 1; - unsigned char OLS3N : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char OLS3N : 1; - unsigned char OLS3P : 1; - unsigned char OLS2N : 1; - unsigned char OLS2P : 1; - unsigned char OLS1N : 1; - unsigned char OLS1P : 1; -#endif - } BIT; - } TOLBR; - char wk6[41]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char WRE : 1; - unsigned char : 6; - unsigned char CCE : 1; -#else - unsigned char CCE : 1; - unsigned char : 6; - unsigned char WRE : 1; -#endif - } BIT; - } TWCR; - char wk7[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CST0 : 1; - unsigned char CST1 : 1; - unsigned char CST2 : 1; - unsigned char : 3; - unsigned char CST3 : 1; - unsigned char CST4 : 1; -#else - unsigned char CST4 : 1; - unsigned char CST3 : 1; - unsigned char : 3; - unsigned char CST2 : 1; - unsigned char CST1 : 1; - unsigned char CST0 : 1; -#endif - } BIT; - } TSTR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SYNC0 : 1; - unsigned char SYNC1 : 1; - unsigned char SYNC2 : 1; - unsigned char : 3; - unsigned char SYNC3 : 1; - unsigned char SYNC4 : 1; -#else - unsigned char SYNC4 : 1; - unsigned char SYNC3 : 1; - unsigned char : 3; - unsigned char SYNC2 : 1; - unsigned char SYNC1 : 1; - unsigned char SYNC0 : 1; -#endif - } BIT; - } TSYR; - char wk8[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char RWE : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char RWE : 1; -#endif - } BIT; - } TRWER; -}; - -struct st_mtu0 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFAEN : 1; - unsigned char NFBEN : 1; - unsigned char NFCEN : 1; - unsigned char NFDEN : 1; - unsigned char NFCS : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char NFCS : 2; - unsigned char NFDEN : 1; - unsigned char NFCEN : 1; - unsigned char NFBEN : 1; - unsigned char NFAEN : 1; -#endif - } BIT; - } NFCR; - char wk0[111]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TPSC : 3; - unsigned char CKEG : 2; - unsigned char CCLR : 3; -#else - unsigned char CCLR : 3; - unsigned char CKEG : 2; - unsigned char TPSC : 3; -#endif - } BIT; - } TCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MD : 4; - unsigned char BFA : 1; - unsigned char BFB : 1; - unsigned char BFE : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char BFE : 1; - unsigned char BFB : 1; - unsigned char BFA : 1; - unsigned char MD : 4; -#endif - } BIT; - } TMDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOA : 4; - unsigned char IOB : 4; -#else - unsigned char IOB : 4; - unsigned char IOA : 4; -#endif - } BIT; - } TIORH; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOC : 4; - unsigned char IOD : 4; -#else - unsigned char IOD : 4; - unsigned char IOC : 4; -#endif - } BIT; - } TIORL; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TGIEA : 1; - unsigned char TGIEB : 1; - unsigned char TGIEC : 1; - unsigned char TGIED : 1; - unsigned char TCIEV : 1; - unsigned char : 2; - unsigned char TTGE : 1; -#else - unsigned char TTGE : 1; - unsigned char : 2; - unsigned char TCIEV : 1; - unsigned char TGIED : 1; - unsigned char TGIEC : 1; - unsigned char TGIEB : 1; - unsigned char TGIEA : 1; -#endif - } BIT; - } TIER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char TCFD : 1; -#else - unsigned char TCFD : 1; - unsigned char : 7; -#endif - } BIT; - } TSR; - unsigned short TCNT; - unsigned short TGRA; - unsigned short TGRB; - unsigned short TGRC; - unsigned short TGRD; - char wk1[16]; - unsigned short TGRE; - unsigned short TGRF; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TGIEE : 1; - unsigned char TGIEF : 1; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char TGIEF : 1; - unsigned char TGIEE : 1; -#endif - } BIT; - } TIER2; - char wk2[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TTSA : 1; - unsigned char TTSB : 1; - unsigned char TTSE : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char TTSE : 1; - unsigned char TTSB : 1; - unsigned char TTSA : 1; -#endif - } BIT; - } TBTM; -}; - -struct st_mtu1 { - char wk0[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFAEN : 1; - unsigned char NFBEN : 1; - unsigned char NFCEN : 1; - unsigned char NFDEN : 1; - unsigned char NFCS : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char NFCS : 2; - unsigned char NFDEN : 1; - unsigned char NFCEN : 1; - unsigned char NFBEN : 1; - unsigned char NFAEN : 1; -#endif - } BIT; - } NFCR; - char wk1[238]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TPSC : 3; - unsigned char CKEG : 2; - unsigned char CCLR : 2; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char CCLR : 2; - unsigned char CKEG : 2; - unsigned char TPSC : 3; -#endif - } BIT; - } TCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MD : 4; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char MD : 4; -#endif - } BIT; - } TMDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOA : 4; - unsigned char IOB : 4; -#else - unsigned char IOB : 4; - unsigned char IOA : 4; -#endif - } BIT; - } TIOR; - char wk2[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TGIEA : 1; - unsigned char TGIEB : 1; - unsigned char : 2; - unsigned char TCIEV : 1; - unsigned char TCIEU : 1; - unsigned char : 1; - unsigned char TTGE : 1; -#else - unsigned char TTGE : 1; - unsigned char : 1; - unsigned char TCIEU : 1; - unsigned char TCIEV : 1; - unsigned char : 2; - unsigned char TGIEB : 1; - unsigned char TGIEA : 1; -#endif - } BIT; - } TIER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char TCFD : 1; -#else - unsigned char TCFD : 1; - unsigned char : 7; -#endif - } BIT; - } TSR; - unsigned short TCNT; - unsigned short TGRA; - unsigned short TGRB; - char wk3[4]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char I1AE : 1; - unsigned char I1BE : 1; - unsigned char I2AE : 1; - unsigned char I2BE : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char I2BE : 1; - unsigned char I2AE : 1; - unsigned char I1BE : 1; - unsigned char I1AE : 1; -#endif - } BIT; - } TICCR; -}; - -struct st_mtu2 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFAEN : 1; - unsigned char NFBEN : 1; - unsigned char NFCEN : 1; - unsigned char NFDEN : 1; - unsigned char NFCS : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char NFCS : 2; - unsigned char NFDEN : 1; - unsigned char NFCEN : 1; - unsigned char NFBEN : 1; - unsigned char NFAEN : 1; -#endif - } BIT; - } NFCR; - char wk0[365]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TPSC : 3; - unsigned char CKEG : 2; - unsigned char CCLR : 2; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char CCLR : 2; - unsigned char CKEG : 2; - unsigned char TPSC : 3; -#endif - } BIT; - } TCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MD : 4; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char MD : 4; -#endif - } BIT; - } TMDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOA : 4; - unsigned char IOB : 4; -#else - unsigned char IOB : 4; - unsigned char IOA : 4; -#endif - } BIT; - } TIOR; - char wk1[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TGIEA : 1; - unsigned char TGIEB : 1; - unsigned char : 2; - unsigned char TCIEV : 1; - unsigned char TCIEU : 1; - unsigned char : 1; - unsigned char TTGE : 1; -#else - unsigned char TTGE : 1; - unsigned char : 1; - unsigned char TCIEU : 1; - unsigned char TCIEV : 1; - unsigned char : 2; - unsigned char TGIEB : 1; - unsigned char TGIEA : 1; -#endif - } BIT; - } TIER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char TCFD : 1; -#else - unsigned char TCFD : 1; - unsigned char : 7; -#endif - } BIT; - } TSR; - unsigned short TCNT; - unsigned short TGRA; - unsigned short TGRB; -}; - -struct st_mtu3 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TPSC : 3; - unsigned char CKEG : 2; - unsigned char CCLR : 3; -#else - unsigned char CCLR : 3; - unsigned char CKEG : 2; - unsigned char TPSC : 3; -#endif - } BIT; - } TCR; - char wk0[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MD : 4; - unsigned char BFA : 1; - unsigned char BFB : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char BFB : 1; - unsigned char BFA : 1; - unsigned char MD : 4; -#endif - } BIT; - } TMDR; - char wk1[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOA : 4; - unsigned char IOB : 4; -#else - unsigned char IOB : 4; - unsigned char IOA : 4; -#endif - } BIT; - } TIORH; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOC : 4; - unsigned char IOD : 4; -#else - unsigned char IOD : 4; - unsigned char IOC : 4; -#endif - } BIT; - } TIORL; - char wk2[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TGIEA : 1; - unsigned char TGIEB : 1; - unsigned char TGIEC : 1; - unsigned char TGIED : 1; - unsigned char TCIEV : 1; - unsigned char : 2; - unsigned char TTGE : 1; -#else - unsigned char TTGE : 1; - unsigned char : 2; - unsigned char TCIEV : 1; - unsigned char TGIED : 1; - unsigned char TGIEC : 1; - unsigned char TGIEB : 1; - unsigned char TGIEA : 1; -#endif - } BIT; - } TIER; - char wk3[7]; - unsigned short TCNT; - char wk4[6]; - unsigned short TGRA; - unsigned short TGRB; - char wk5[8]; - unsigned short TGRC; - unsigned short TGRD; - char wk6[4]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char TCFD : 1; -#else - unsigned char TCFD : 1; - unsigned char : 7; -#endif - } BIT; - } TSR; - char wk7[11]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TTSA : 1; - unsigned char TTSB : 1; - unsigned char TTSE : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char TTSE : 1; - unsigned char TTSB : 1; - unsigned char TTSA : 1; -#endif - } BIT; - } TBTM; - char wk8[90]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFAEN : 1; - unsigned char NFBEN : 1; - unsigned char NFCEN : 1; - unsigned char NFDEN : 1; - unsigned char NFCS : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char NFCS : 2; - unsigned char NFDEN : 1; - unsigned char NFCEN : 1; - unsigned char NFBEN : 1; - unsigned char NFAEN : 1; -#endif - } BIT; - } NFCR; -}; - -struct st_mtu4 { - char wk0[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TPSC : 3; - unsigned char CKEG : 2; - unsigned char CCLR : 3; -#else - unsigned char CCLR : 3; - unsigned char CKEG : 2; - unsigned char TPSC : 3; -#endif - } BIT; - } TCR; - char wk1[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MD : 4; - unsigned char BFA : 1; - unsigned char BFB : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char BFB : 1; - unsigned char BFA : 1; - unsigned char MD : 4; -#endif - } BIT; - } TMDR; - char wk2[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOA : 4; - unsigned char IOB : 4; -#else - unsigned char IOB : 4; - unsigned char IOA : 4; -#endif - } BIT; - } TIORH; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOC : 4; - unsigned char IOD : 4; -#else - unsigned char IOD : 4; - unsigned char IOC : 4; -#endif - } BIT; - } TIORL; - char wk3[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TGIEA : 1; - unsigned char TGIEB : 1; - unsigned char TGIEC : 1; - unsigned char TGIED : 1; - unsigned char TCIEV : 1; - unsigned char : 1; - unsigned char TTGE2 : 1; - unsigned char TTGE : 1; -#else - unsigned char TTGE : 1; - unsigned char TTGE2 : 1; - unsigned char : 1; - unsigned char TCIEV : 1; - unsigned char TGIED : 1; - unsigned char TGIEC : 1; - unsigned char TGIEB : 1; - unsigned char TGIEA : 1; -#endif - } BIT; - } TIER; - char wk4[8]; - unsigned short TCNT; - char wk5[8]; - unsigned short TGRA; - unsigned short TGRB; - char wk6[8]; - unsigned short TGRC; - unsigned short TGRD; - char wk7[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char TCFD : 1; -#else - unsigned char TCFD : 1; - unsigned char : 7; -#endif - } BIT; - } TSR; - char wk8[11]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TTSA : 1; - unsigned char TTSB : 1; - unsigned char TTSE : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char TTSE : 1; - unsigned char TTSB : 1; - unsigned char TTSA : 1; -#endif - } BIT; - } TBTM; - char wk9[6]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short ITB4VE : 1; - unsigned short ITB3AE : 1; - unsigned short ITA4VE : 1; - unsigned short ITA3AE : 1; - unsigned short DT4BE : 1; - unsigned short UT4BE : 1; - unsigned short DT4AE : 1; - unsigned short UT4AE : 1; - unsigned short : 6; - unsigned short BF : 2; -#else - unsigned short BF : 2; - unsigned short : 6; - unsigned short UT4AE : 1; - unsigned short DT4AE : 1; - unsigned short UT4BE : 1; - unsigned short DT4BE : 1; - unsigned short ITA3AE : 1; - unsigned short ITA4VE : 1; - unsigned short ITB3AE : 1; - unsigned short ITB4VE : 1; -#endif - } BIT; - } TADCR; - char wk10[2]; - unsigned short TADCORA; - unsigned short TADCORB; - unsigned short TADCOBRA; - unsigned short TADCOBRB; - char wk11[72]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFAEN : 1; - unsigned char NFBEN : 1; - unsigned char NFCEN : 1; - unsigned char NFDEN : 1; - unsigned char NFCS : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char NFCS : 2; - unsigned char NFDEN : 1; - unsigned char NFCEN : 1; - unsigned char NFBEN : 1; - unsigned char NFAEN : 1; -#endif - } BIT; - } NFCR; -}; - -struct st_mtu5 { - char wk0[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFUEN : 1; - unsigned char NFVEN : 1; - unsigned char NFWEN : 1; - unsigned char : 1; - unsigned char NFCS : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char NFCS : 2; - unsigned char : 1; - unsigned char NFWEN : 1; - unsigned char NFVEN : 1; - unsigned char NFUEN : 1; -#endif - } BIT; - } NFCR; - char wk1[490]; - unsigned short TCNTU; - unsigned short TGRU; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TPSC : 2; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char TPSC : 2; -#endif - } BIT; - } TCRU; - char wk2[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOC : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char IOC : 5; -#endif - } BIT; - } TIORU; - char wk3[9]; - unsigned short TCNTV; - unsigned short TGRV; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TPSC : 2; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char TPSC : 2; -#endif - } BIT; - } TCRV; - char wk4[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOC : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char IOC : 5; -#endif - } BIT; - } TIORV; - char wk5[9]; - unsigned short TCNTW; - unsigned short TGRW; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TPSC : 2; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char TPSC : 2; -#endif - } BIT; - } TCRW; - char wk6[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IOC : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char IOC : 5; -#endif - } BIT; - } TIORW; - char wk7[11]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TGIE5W : 1; - unsigned char TGIE5V : 1; - unsigned char TGIE5U : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char TGIE5U : 1; - unsigned char TGIE5V : 1; - unsigned char TGIE5W : 1; -#endif - } BIT; - } TIER; - char wk8[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CSTW5 : 1; - unsigned char CSTV5 : 1; - unsigned char CSTU5 : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char CSTU5 : 1; - unsigned char CSTV5 : 1; - unsigned char CSTW5 : 1; -#endif - } BIT; - } TSTR; - char wk9[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CMPCLR5W : 1; - unsigned char CMPCLR5V : 1; - unsigned char CMPCLR5U : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char CMPCLR5U : 1; - unsigned char CMPCLR5V : 1; - unsigned char CMPCLR5W : 1; -#endif - } BIT; - } TCNTCMPCLR; -}; - -struct st_poe { - union { - unsigned short WORD; - struct { - unsigned char H; - unsigned char L; - } BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short POE0M : 2; - unsigned short POE1M : 2; - unsigned short POE2M : 2; - unsigned short POE3M : 2; - unsigned short PIE1 : 1; - unsigned short : 3; - unsigned short POE0F : 1; - unsigned short POE1F : 1; - unsigned short POE2F : 1; - unsigned short POE3F : 1; -#else - unsigned short POE3F : 1; - unsigned short POE2F : 1; - unsigned short POE1F : 1; - unsigned short POE0F : 1; - unsigned short : 3; - unsigned short PIE1 : 1; - unsigned short POE3M : 2; - unsigned short POE2M : 2; - unsigned short POE1M : 2; - unsigned short POE0M : 2; -#endif - } BIT; - } ICSR1; - union { - unsigned short WORD; - struct { - unsigned char H; - unsigned char L; - } BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short OIE1 : 1; - unsigned short OCE1 : 1; - unsigned short : 5; - unsigned short OSF1 : 1; -#else - unsigned short OSF1 : 1; - unsigned short : 5; - unsigned short OCE1 : 1; - unsigned short OIE1 : 1; - unsigned short : 8; -#endif - } BIT; - } OCSR1; - char wk0[4]; - union { - unsigned short WORD; - struct { - unsigned char H; - unsigned char L; - } BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short POE8M : 2; - unsigned short : 6; - unsigned short PIE2 : 1; - unsigned short POE8E : 1; - unsigned short : 2; - unsigned short POE8F : 1; - unsigned short : 3; -#else - unsigned short : 3; - unsigned short POE8F : 1; - unsigned short : 2; - unsigned short POE8E : 1; - unsigned short PIE2 : 1; - unsigned short : 6; - unsigned short POE8M : 2; -#endif - } BIT; - } ICSR2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CH34HIZ : 1; - unsigned char CH0HIZ : 1; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char CH0HIZ : 1; - unsigned char CH34HIZ : 1; -#endif - } BIT; - } SPOER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PE0ZE : 1; - unsigned char PE1ZE : 1; - unsigned char PE2ZE : 1; - unsigned char PE3ZE : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char PE3ZE : 1; - unsigned char PE2ZE : 1; - unsigned char PE1ZE : 1; - unsigned char PE0ZE : 1; -#endif - } BIT; - } POECR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 4; - unsigned char P3CZEA : 1; - unsigned char P2CZEA : 1; - unsigned char P1CZEA : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char P1CZEA : 1; - unsigned char P2CZEA : 1; - unsigned char P3CZEA : 1; - unsigned char : 4; -#endif - } BIT; - } POECR2; - char wk1[1]; - union { - unsigned short WORD; - struct { - unsigned char H; - unsigned char L; - } BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 9; - unsigned short OSTSTE : 1; - unsigned short : 2; - unsigned short OSTSTF : 1; - unsigned short : 3; -#else - unsigned short : 3; - unsigned short OSTSTF : 1; - unsigned short : 2; - unsigned short OSTSTE : 1; - unsigned short : 9; -#endif - } BIT; - } ICSR3; -}; - -struct st_port { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char PSEL6 : 1; - unsigned char PSEL7 : 1; -#else - unsigned char PSEL7 : 1; - unsigned char PSEL6 : 1; - unsigned char : 6; -#endif - } BIT; - } PSRA; -}; - -struct st_port0 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 2; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 2; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char : 2; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 2; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 2; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 2; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char : 2; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 2; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 2; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 2; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char : 2; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 2; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 2; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 2; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char : 2; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 2; -#endif - } BIT; - } PMR; - char wk3[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 4; - unsigned char B4 : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char B4 : 1; - unsigned char : 4; -#endif - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 5; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 5; - unsigned char B0 : 1; -#endif - } BIT; - } ODR1; - char wk4[62]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 2; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 2; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char : 2; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 2; -#endif - } BIT; - } PCR; -}; - -struct st_port1 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[32]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR1; - char wk4[61]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_port2 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[33]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR1; - char wk4[60]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_port3 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 2; - unsigned char B5 : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char B5 : 1; - unsigned char : 2; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[34]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR0; - char wk4[60]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_port4 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; -}; - -struct st_port5 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[36]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 4; - unsigned char B4 : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char B4 : 1; - unsigned char : 4; -#endif - } BIT; - } ODR1; - char wk4[57]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_port9 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; -}; - -struct st_porta { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[41]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR1; - char wk4[52]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_portb { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[42]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR1; - char wk4[51]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_portc { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[43]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR1; - char wk4[50]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_portd { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[95]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_porte { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[45]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 1; - unsigned char B4 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } ODR1; - char wk4[48]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char B1 : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char B4 : 1; - unsigned char B5 : 1; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char B5 : 1; - unsigned char B4 : 1; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char B1 : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_portf { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char : 6; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char : 6; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char : 6; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char : 6; -#endif - } BIT; - } PMR; - char wk3[95]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char : 6; -#endif - } BIT; - } PCR; -}; - -struct st_porth { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char : 7; -#endif - } BIT; - } PIDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char : 7; -#endif - } BIT; - } PMR; -}; - -struct st_portj { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char : 2; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char : 2; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char : 2; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char : 2; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char : 2; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char : 2; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char : 2; - unsigned char B6 : 1; - unsigned char B7 : 1; -#else - unsigned char B7 : 1; - unsigned char B6 : 1; - unsigned char : 2; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PMR; - char wk3[49]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 6; - unsigned char B6 : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char B6 : 1; - unsigned char : 6; -#endif - } BIT; - } ODR0; - char wk4[45]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char B0 : 1; - unsigned char : 1; - unsigned char B2 : 1; - unsigned char B3 : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char B3 : 1; - unsigned char B2 : 1; - unsigned char : 1; - unsigned char B0 : 1; -#endif - } BIT; - } PCR; -}; - -struct st_riic { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SDAI : 1; - unsigned char SCLI : 1; - unsigned char SDAO : 1; - unsigned char SCLO : 1; - unsigned char SOWP : 1; - unsigned char CLO : 1; - unsigned char IICRST : 1; - unsigned char ICE : 1; -#else - unsigned char ICE : 1; - unsigned char IICRST : 1; - unsigned char CLO : 1; - unsigned char SOWP : 1; - unsigned char SCLO : 1; - unsigned char SDAO : 1; - unsigned char SCLI : 1; - unsigned char SDAI : 1; -#endif - } BIT; - } ICCR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 1; - unsigned char ST : 1; - unsigned char RS : 1; - unsigned char SP : 1; - unsigned char : 1; - unsigned char TRS : 1; - unsigned char MST : 1; - unsigned char BBSY : 1; -#else - unsigned char BBSY : 1; - unsigned char MST : 1; - unsigned char TRS : 1; - unsigned char : 1; - unsigned char SP : 1; - unsigned char RS : 1; - unsigned char ST : 1; - unsigned char : 1; -#endif - } BIT; - } ICCR2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BC : 3; - unsigned char BCWP : 1; - unsigned char CKS : 3; - unsigned char MTWP : 1; -#else - unsigned char MTWP : 1; - unsigned char CKS : 3; - unsigned char BCWP : 1; - unsigned char BC : 3; -#endif - } BIT; - } ICMR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TMOS : 1; - unsigned char TMOL : 1; - unsigned char TMOH : 1; - unsigned char TMWE : 1; - unsigned char SDDL : 3; - unsigned char DLCS : 1; -#else - unsigned char DLCS : 1; - unsigned char SDDL : 3; - unsigned char TMWE : 1; - unsigned char TMOH : 1; - unsigned char TMOL : 1; - unsigned char TMOS : 1; -#endif - } BIT; - } ICMR2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NF : 2; - unsigned char ACKBR : 1; - unsigned char ACKBT : 1; - unsigned char ACKWP : 1; - unsigned char RDRFS : 1; - unsigned char WAIT : 1; - unsigned char SMBS : 1; -#else - unsigned char SMBS : 1; - unsigned char WAIT : 1; - unsigned char RDRFS : 1; - unsigned char ACKWP : 1; - unsigned char ACKBT : 1; - unsigned char ACKBR : 1; - unsigned char NF : 2; -#endif - } BIT; - } ICMR3; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TMOE : 1; - unsigned char MALE : 1; - unsigned char NALE : 1; - unsigned char SALE : 1; - unsigned char NACKE : 1; - unsigned char NFE : 1; - unsigned char SCLE : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char SCLE : 1; - unsigned char NFE : 1; - unsigned char NACKE : 1; - unsigned char SALE : 1; - unsigned char NALE : 1; - unsigned char MALE : 1; - unsigned char TMOE : 1; -#endif - } BIT; - } ICFER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SAR0E : 1; - unsigned char SAR1E : 1; - unsigned char SAR2E : 1; - unsigned char GCAE : 1; - unsigned char : 1; - unsigned char DIDE : 1; - unsigned char : 1; - unsigned char HOAE : 1; -#else - unsigned char HOAE : 1; - unsigned char : 1; - unsigned char DIDE : 1; - unsigned char : 1; - unsigned char GCAE : 1; - unsigned char SAR2E : 1; - unsigned char SAR1E : 1; - unsigned char SAR0E : 1; -#endif - } BIT; - } ICSER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TMOIE : 1; - unsigned char ALIE : 1; - unsigned char STIE : 1; - unsigned char SPIE : 1; - unsigned char NAKIE : 1; - unsigned char RIE : 1; - unsigned char TEIE : 1; - unsigned char TIE : 1; -#else - unsigned char TIE : 1; - unsigned char TEIE : 1; - unsigned char RIE : 1; - unsigned char NAKIE : 1; - unsigned char SPIE : 1; - unsigned char STIE : 1; - unsigned char ALIE : 1; - unsigned char TMOIE : 1; -#endif - } BIT; - } ICIER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char AAS0 : 1; - unsigned char AAS1 : 1; - unsigned char AAS2 : 1; - unsigned char GCA : 1; - unsigned char : 1; - unsigned char DID : 1; - unsigned char : 1; - unsigned char HOA : 1; -#else - unsigned char HOA : 1; - unsigned char : 1; - unsigned char DID : 1; - unsigned char : 1; - unsigned char GCA : 1; - unsigned char AAS2 : 1; - unsigned char AAS1 : 1; - unsigned char AAS0 : 1; -#endif - } BIT; - } ICSR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TMOF : 1; - unsigned char AL : 1; - unsigned char START : 1; - unsigned char STOP : 1; - unsigned char NACKF : 1; - unsigned char RDRF : 1; - unsigned char TEND : 1; - unsigned char TDRE : 1; -#else - unsigned char TDRE : 1; - unsigned char TEND : 1; - unsigned char RDRF : 1; - unsigned char NACKF : 1; - unsigned char STOP : 1; - unsigned char START : 1; - unsigned char AL : 1; - unsigned char TMOF : 1; -#endif - } BIT; - } ICSR2; - union { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SVA0 : 1; - unsigned char SVA : 7; -#else - unsigned char SVA : 7; - unsigned char SVA0 : 1; -#endif - } BIT; - } SARL0; - union { - unsigned char BYTE; - } TMOCNTL; - }; - union { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char FS : 1; - unsigned char SVA : 2; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char SVA : 2; - unsigned char FS : 1; -#endif - } BIT; - } SARU0; - union { - unsigned char BYTE; - } TMOCNTU; - }; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SVA0 : 1; - unsigned char SVA : 7; -#else - unsigned char SVA : 7; - unsigned char SVA0 : 1; -#endif - } BIT; - } SARL1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char FS : 1; - unsigned char SVA : 2; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char SVA : 2; - unsigned char FS : 1; -#endif - } BIT; - } SARU1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SVA0 : 1; - unsigned char SVA : 7; -#else - unsigned char SVA : 7; - unsigned char SVA0 : 1; -#endif - } BIT; - } SARL2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char FS : 1; - unsigned char SVA : 2; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char SVA : 2; - unsigned char FS : 1; -#endif - } BIT; - } SARU2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BRL : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char BRL : 5; -#endif - } BIT; - } ICBRL; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BRH : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char BRH : 5; -#endif - } BIT; - } ICBRH; - unsigned char ICDRT; - unsigned char ICDRR; -}; - -struct st_rspi { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SPMS : 1; - unsigned char TXMD : 1; - unsigned char MODFEN : 1; - unsigned char MSTR : 1; - unsigned char SPEIE : 1; - unsigned char SPTIE : 1; - unsigned char SPE : 1; - unsigned char SPRIE : 1; -#else - unsigned char SPRIE : 1; - unsigned char SPE : 1; - unsigned char SPTIE : 1; - unsigned char SPEIE : 1; - unsigned char MSTR : 1; - unsigned char MODFEN : 1; - unsigned char TXMD : 1; - unsigned char SPMS : 1; -#endif - } BIT; - } SPCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SSL0P : 1; - unsigned char SSL1P : 1; - unsigned char SSL2P : 1; - unsigned char SSL3P : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char SSL3P : 1; - unsigned char SSL2P : 1; - unsigned char SSL1P : 1; - unsigned char SSL0P : 1; -#endif - } BIT; - } SSLP; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SPLP : 1; - unsigned char SPLP2 : 1; - unsigned char : 2; - unsigned char MOIFV : 1; - unsigned char MOIFE : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char MOIFE : 1; - unsigned char MOIFV : 1; - unsigned char : 2; - unsigned char SPLP2 : 1; - unsigned char SPLP : 1; -#endif - } BIT; - } SPPCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OVRF : 1; - unsigned char IDLNF : 1; - unsigned char MODF : 1; - unsigned char PERF : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char PERF : 1; - unsigned char MODF : 1; - unsigned char IDLNF : 1; - unsigned char OVRF : 1; -#endif - } BIT; - } SPSR; - union { - unsigned long LONG; - struct { - unsigned short H; - } WORD; - } SPDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SPSLN : 3; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char SPSLN : 3; -#endif - } BIT; - } SPSCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SPCP : 3; - unsigned char : 1; - unsigned char SPECM : 3; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char SPECM : 3; - unsigned char : 1; - unsigned char SPCP : 3; -#endif - } BIT; - } SPSSR; - unsigned char SPBR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SPFC : 2; - unsigned char : 2; - unsigned char SPRDTD : 1; - unsigned char SPLW : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char SPLW : 1; - unsigned char SPRDTD : 1; - unsigned char : 2; - unsigned char SPFC : 2; -#endif - } BIT; - } SPDCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SCKDL : 3; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char SCKDL : 3; -#endif - } BIT; - } SPCKD; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SLNDL : 3; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char SLNDL : 3; -#endif - } BIT; - } SSLND; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SPNDL : 3; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char SPNDL : 3; -#endif - } BIT; - } SPND; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SPPE : 1; - unsigned char SPOE : 1; - unsigned char SPIIE : 1; - unsigned char PTE : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char PTE : 1; - unsigned char SPIIE : 1; - unsigned char SPOE : 1; - unsigned char SPPE : 1; -#endif - } BIT; - } SPCR2; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CPHA : 1; - unsigned short CPOL : 1; - unsigned short BRDV : 2; - unsigned short SSLA : 3; - unsigned short SSLKP : 1; - unsigned short SPB : 4; - unsigned short LSBF : 1; - unsigned short SPNDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SCKDEN : 1; -#else - unsigned short SCKDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SPNDEN : 1; - unsigned short LSBF : 1; - unsigned short SPB : 4; - unsigned short SSLKP : 1; - unsigned short SSLA : 3; - unsigned short BRDV : 2; - unsigned short CPOL : 1; - unsigned short CPHA : 1; -#endif - } BIT; - } SPCMD0; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CPHA : 1; - unsigned short CPOL : 1; - unsigned short BRDV : 2; - unsigned short SSLA : 3; - unsigned short SSLKP : 1; - unsigned short SPB : 4; - unsigned short LSBF : 1; - unsigned short SPNDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SCKDEN : 1; -#else - unsigned short SCKDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SPNDEN : 1; - unsigned short LSBF : 1; - unsigned short SPB : 4; - unsigned short SSLKP : 1; - unsigned short SSLA : 3; - unsigned short BRDV : 2; - unsigned short CPOL : 1; - unsigned short CPHA : 1; -#endif - } BIT; - } SPCMD1; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CPHA : 1; - unsigned short CPOL : 1; - unsigned short BRDV : 2; - unsigned short SSLA : 3; - unsigned short SSLKP : 1; - unsigned short SPB : 4; - unsigned short LSBF : 1; - unsigned short SPNDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SCKDEN : 1; -#else - unsigned short SCKDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SPNDEN : 1; - unsigned short LSBF : 1; - unsigned short SPB : 4; - unsigned short SSLKP : 1; - unsigned short SSLA : 3; - unsigned short BRDV : 2; - unsigned short CPOL : 1; - unsigned short CPHA : 1; -#endif - } BIT; - } SPCMD2; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CPHA : 1; - unsigned short CPOL : 1; - unsigned short BRDV : 2; - unsigned short SSLA : 3; - unsigned short SSLKP : 1; - unsigned short SPB : 4; - unsigned short LSBF : 1; - unsigned short SPNDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SCKDEN : 1; -#else - unsigned short SCKDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SPNDEN : 1; - unsigned short LSBF : 1; - unsigned short SPB : 4; - unsigned short SSLKP : 1; - unsigned short SSLA : 3; - unsigned short BRDV : 2; - unsigned short CPOL : 1; - unsigned short CPHA : 1; -#endif - } BIT; - } SPCMD3; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CPHA : 1; - unsigned short CPOL : 1; - unsigned short BRDV : 2; - unsigned short SSLA : 3; - unsigned short SSLKP : 1; - unsigned short SPB : 4; - unsigned short LSBF : 1; - unsigned short SPNDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SCKDEN : 1; -#else - unsigned short SCKDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SPNDEN : 1; - unsigned short LSBF : 1; - unsigned short SPB : 4; - unsigned short SSLKP : 1; - unsigned short SSLA : 3; - unsigned short BRDV : 2; - unsigned short CPOL : 1; - unsigned short CPHA : 1; -#endif - } BIT; - } SPCMD4; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CPHA : 1; - unsigned short CPOL : 1; - unsigned short BRDV : 2; - unsigned short SSLA : 3; - unsigned short SSLKP : 1; - unsigned short SPB : 4; - unsigned short LSBF : 1; - unsigned short SPNDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SCKDEN : 1; -#else - unsigned short SCKDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SPNDEN : 1; - unsigned short LSBF : 1; - unsigned short SPB : 4; - unsigned short SSLKP : 1; - unsigned short SSLA : 3; - unsigned short BRDV : 2; - unsigned short CPOL : 1; - unsigned short CPHA : 1; -#endif - } BIT; - } SPCMD5; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CPHA : 1; - unsigned short CPOL : 1; - unsigned short BRDV : 2; - unsigned short SSLA : 3; - unsigned short SSLKP : 1; - unsigned short SPB : 4; - unsigned short LSBF : 1; - unsigned short SPNDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SCKDEN : 1; -#else - unsigned short SCKDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SPNDEN : 1; - unsigned short LSBF : 1; - unsigned short SPB : 4; - unsigned short SSLKP : 1; - unsigned short SSLA : 3; - unsigned short BRDV : 2; - unsigned short CPOL : 1; - unsigned short CPHA : 1; -#endif - } BIT; - } SPCMD6; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CPHA : 1; - unsigned short CPOL : 1; - unsigned short BRDV : 2; - unsigned short SSLA : 3; - unsigned short SSLKP : 1; - unsigned short SPB : 4; - unsigned short LSBF : 1; - unsigned short SPNDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SCKDEN : 1; -#else - unsigned short SCKDEN : 1; - unsigned short SLNDEN : 1; - unsigned short SPNDEN : 1; - unsigned short LSBF : 1; - unsigned short SPB : 4; - unsigned short SSLKP : 1; - unsigned short SSLA : 3; - unsigned short BRDV : 2; - unsigned short CPOL : 1; - unsigned short CPHA : 1; -#endif - } BIT; - } SPCMD7; -}; - -struct st_rtc { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char F64HZ : 1; - unsigned char F32HZ : 1; - unsigned char F16HZ : 1; - unsigned char F8HZ : 1; - unsigned char F4HZ : 1; - unsigned char F2HZ : 1; - unsigned char F1HZ : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char F1HZ : 1; - unsigned char F2HZ : 1; - unsigned char F4HZ : 1; - unsigned char F8HZ : 1; - unsigned char F16HZ : 1; - unsigned char F32HZ : 1; - unsigned char F64HZ : 1; -#endif - } BIT; - } R64CNT; - char wk0[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SEC1 : 4; - unsigned char SEC10 : 3; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char SEC10 : 3; - unsigned char SEC1 : 4; -#endif - } BIT; - } RSECCNT; - char wk1[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MIN1 : 4; - unsigned char MIN10 : 3; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char MIN10 : 3; - unsigned char MIN1 : 4; -#endif - } BIT; - } RMINCNT; - char wk2[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char HR1 : 4; - unsigned char HR10 : 2; - unsigned char PM : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char PM : 1; - unsigned char HR10 : 2; - unsigned char HR1 : 4; -#endif - } BIT; - } RHRCNT; - char wk3[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char DAYW : 3; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char DAYW : 3; -#endif - } BIT; - } RWKCNT; - char wk4[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char DATE1 : 4; - unsigned char DATE10 : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char DATE10 : 2; - unsigned char DATE1 : 4; -#endif - } BIT; - } RDAYCNT; - char wk5[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MON1 : 4; - unsigned char MON10 : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char MON10 : 1; - unsigned char MON1 : 4; -#endif - } BIT; - } RMONCNT; - char wk6[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short YR1 : 4; - unsigned short YR10 : 4; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short YR10 : 4; - unsigned short YR1 : 4; -#endif - } BIT; - } RYRCNT; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SEC1 : 4; - unsigned char SEC10 : 3; - unsigned char ENB : 1; -#else - unsigned char ENB : 1; - unsigned char SEC10 : 3; - unsigned char SEC1 : 4; -#endif - } BIT; - } RSECAR; - char wk7[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MIN1 : 4; - unsigned char MIN10 : 3; - unsigned char ENB : 1; -#else - unsigned char ENB : 1; - unsigned char MIN10 : 3; - unsigned char MIN1 : 4; -#endif - } BIT; - } RMINAR; - char wk8[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char HR1 : 4; - unsigned char HR10 : 2; - unsigned char PM : 1; - unsigned char ENB : 1; -#else - unsigned char ENB : 1; - unsigned char PM : 1; - unsigned char HR10 : 2; - unsigned char HR1 : 4; -#endif - } BIT; - } RHRAR; - char wk9[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char DAYW : 3; - unsigned char : 4; - unsigned char ENB : 1; -#else - unsigned char ENB : 1; - unsigned char : 4; - unsigned char DAYW : 3; -#endif - } BIT; - } RWKAR; - char wk10[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char DATE1 : 4; - unsigned char DATE10 : 2; - unsigned char : 1; - unsigned char ENB : 1; -#else - unsigned char ENB : 1; - unsigned char : 1; - unsigned char DATE10 : 2; - unsigned char DATE1 : 4; -#endif - } BIT; - } RDAYAR; - char wk11[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MON1 : 4; - unsigned char MON10 : 1; - unsigned char : 2; - unsigned char ENB : 1; -#else - unsigned char ENB : 1; - unsigned char : 2; - unsigned char MON10 : 1; - unsigned char MON1 : 4; -#endif - } BIT; - } RMONAR; - char wk12[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short YR1 : 4; - unsigned short YR10 : 4; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short YR10 : 4; - unsigned short YR1 : 4; -#endif - } BIT; - } RYRAR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 7; - unsigned char ENB : 1; -#else - unsigned char ENB : 1; - unsigned char : 7; -#endif - } BIT; - } RYRAREN; - char wk13[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char AIE : 1; - unsigned char CIE : 1; - unsigned char PIE : 1; - unsigned char RTCOS : 1; - unsigned char PES : 4; -#else - unsigned char PES : 4; - unsigned char RTCOS : 1; - unsigned char PIE : 1; - unsigned char CIE : 1; - unsigned char AIE : 1; -#endif - } BIT; - } RCR1; - char wk14[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char START : 1; - unsigned char RESET : 1; - unsigned char ADJ30 : 1; - unsigned char RTCOE : 1; - unsigned char AADJE : 1; - unsigned char AADJP : 1; - unsigned char HR24 : 1; - unsigned char CNTMD : 1; -#else - unsigned char CNTMD : 1; - unsigned char HR24 : 1; - unsigned char AADJP : 1; - unsigned char AADJE : 1; - unsigned char RTCOE : 1; - unsigned char ADJ30 : 1; - unsigned char RESET : 1; - unsigned char START : 1; -#endif - } BIT; - } RCR2; - char wk15[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char RTCEN : 1; - unsigned char RTCDV : 3; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char RTCDV : 3; - unsigned char RTCEN : 1; -#endif - } BIT; - } RCR3; - char wk16[7]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ADJ : 6; - unsigned char PMADJ : 2; -#else - unsigned char PMADJ : 2; - unsigned char ADJ : 6; -#endif - } BIT; - } RADJ; -}; - -struct st_rtcb { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BCNT : 8; -#else - unsigned char BCNT : 8; -#endif - } BIT; - } BCNT0; - char wk0[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BCNT : 8; -#else - unsigned char BCNT : 8; -#endif - } BIT; - } BCNT1; - char wk1[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BCNT : 8; -#else - unsigned char BCNT : 8; -#endif - } BIT; - } BCNT2; - char wk2[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BCNT : 8; -#else - unsigned char BCNT : 8; -#endif - } BIT; - } BCNT3; - char wk3[7]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BCNTAR : 8; -#else - unsigned char BCNTAR : 8; -#endif - } BIT; - } BCNT0AR; - char wk4[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BCNTAR : 8; -#else - unsigned char BCNTAR : 8; -#endif - } BIT; - } BCNT1AR; - char wk5[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BCNTAR : 8; -#else - unsigned char BCNTAR : 8; -#endif - } BIT; - } BCNT2AR; - char wk6[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BCNTAR : 8; -#else - unsigned char BCNTAR : 8; -#endif - } BIT; - } BCNT3AR; - char wk7[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ENB : 8; -#else - unsigned char ENB : 8; -#endif - } BIT; - } BCNT0AER; - char wk8[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ENB : 8; -#else - unsigned char ENB : 8; -#endif - } BIT; - } BCNT1AER; - char wk9[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short ENB : 8; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short ENB : 8; -#endif - } BIT; - } BCNT2AER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ENB : 8; -#else - unsigned char ENB : 8; -#endif - } BIT; - } BCNT3AER; -}; - -struct st_s12ad { - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short DBLANS : 5; - unsigned short : 1; - unsigned short GBADIE : 1; - unsigned short DBLE : 1; - unsigned short EXTRG : 1; - unsigned short TRGE : 1; - unsigned short ADHSC : 1; - unsigned short : 1; - unsigned short ADIE : 1; - unsigned short ADCS : 2; - unsigned short ADST : 1; -#else - unsigned short ADST : 1; - unsigned short ADCS : 2; - unsigned short ADIE : 1; - unsigned short : 1; - unsigned short ADHSC : 1; - unsigned short TRGE : 1; - unsigned short EXTRG : 1; - unsigned short DBLE : 1; - unsigned short GBADIE : 1; - unsigned short : 1; - unsigned short DBLANS : 5; -#endif - } BIT; - } ADCSR; - char wk0[2]; - union { - unsigned short WORD; -// struct { -// unsigned short ANSA:16; -// } BIT; - } ADANSA; - union { - unsigned short WORD; -// struct { -// unsigned short :10; -// unsigned short ANSA1:1; -// } BIT; - } ADANSA1; - union { - unsigned short WORD; -// struct { -// unsigned short ADS:16; -// } BIT; - } ADADS; - union { - unsigned short WORD; -// struct { -// unsigned short :10; -// unsigned short ADS1:1; -// } BIT; - } ADADS1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ADC : 2; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char ADC : 2; -#endif - } BIT; - } ADADC; - char wk1[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 5; - unsigned short ACE : 1; - unsigned short : 9; - unsigned short ADRFMT : 1; -#else - unsigned short ADRFMT : 1; - unsigned short : 9; - unsigned short ACE : 1; - unsigned short : 5; -#endif - } BIT; - } ADCER; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short TRSB : 4; - unsigned short : 4; - unsigned short TRSA : 4; - unsigned short : 4; -#else - unsigned short : 4; - unsigned short TRSA : 4; - unsigned short : 4; - unsigned short TRSB : 4; -#endif - } BIT; - } ADSTRGR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short TSSAD : 1; - unsigned short OCSAD : 1; - unsigned short : 6; - unsigned short TSS : 1; - unsigned short OCS : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short OCS : 1; - unsigned short TSS : 1; - unsigned short : 6; - unsigned short OCSAD : 1; - unsigned short TSSAD : 1; -#endif - } BIT; - } ADEXICR; - union { - unsigned short WORD; -// struct { -// unsigned short ANSB:16; -// } BIT; - } ADANSB; - union { - unsigned short WORD; -// struct { -// unsigned short :10; -// unsigned short ANSB1:1; -// } BIT; - } ADANSB1; - unsigned short ADDBLDR; - unsigned short ADTSDR; - unsigned short ADOCDR; - char wk2[2]; - unsigned short ADDR0; - unsigned short ADDR1; - unsigned short ADDR2; - unsigned short ADDR3; - unsigned short ADDR4; - unsigned short ADDR5; - unsigned short ADDR6; - unsigned short ADDR7; - unsigned short ADDR8; - unsigned short ADDR9; - unsigned short ADDR10; - unsigned short ADDR11; - unsigned short ADDR12; - unsigned short ADDR13; - unsigned short ADDR14; - unsigned short ADDR15; - char wk3[10]; - unsigned short ADDR21; - char wk4[20]; - unsigned char ADSSTR0; - unsigned char ADSSTRL; - char wk5[14]; - unsigned char ADSSTRT; - unsigned char ADSSTRO; - char wk6[1]; - unsigned char ADSSTR1; - unsigned char ADSSTR2; - unsigned char ADSSTR3; - unsigned char ADSSTR4; - unsigned char ADSSTR5; - unsigned char ADSSTR6; - unsigned char ADSSTR7; - char wk7[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char HVREFDIS : 1; - unsigned char OCSVSEL : 1; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char OCSVSEL : 1; - unsigned char HVREFDIS : 1; -#endif - } BIT; - } ADHVREFCNT; - char wk8[3]; - unsigned char ADSSTR21; -}; - -struct st_sci0 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CKS : 2; - unsigned char MP : 1; - unsigned char STOP : 1; - unsigned char PM : 1; - unsigned char PE : 1; - unsigned char CHR : 1; - unsigned char CM : 1; -#else - unsigned char CM : 1; - unsigned char CHR : 1; - unsigned char PE : 1; - unsigned char PM : 1; - unsigned char STOP : 1; - unsigned char MP : 1; - unsigned char CKS : 2; -#endif - } BIT; - } SMR; - unsigned char BRR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CKE : 2; - unsigned char TEIE : 1; - unsigned char MPIE : 1; - unsigned char RE : 1; - unsigned char TE : 1; - unsigned char RIE : 1; - unsigned char TIE : 1; -#else - unsigned char TIE : 1; - unsigned char RIE : 1; - unsigned char TE : 1; - unsigned char RE : 1; - unsigned char MPIE : 1; - unsigned char TEIE : 1; - unsigned char CKE : 2; -#endif - } BIT; - } SCR; - unsigned char TDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MPBT : 1; - unsigned char MPB : 1; - unsigned char TEND : 1; - unsigned char PER : 1; - unsigned char FER : 1; - unsigned char ORER : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char ORER : 1; - unsigned char FER : 1; - unsigned char PER : 1; - unsigned char TEND : 1; - unsigned char MPB : 1; - unsigned char MPBT : 1; -#endif - } BIT; - } SSR; - unsigned char RDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SMIF : 1; - unsigned char : 1; - unsigned char SINV : 1; - unsigned char SDIR : 1; - unsigned char : 3; - unsigned char BCP2 : 1; -#else - unsigned char BCP2 : 1; - unsigned char : 3; - unsigned char SDIR : 1; - unsigned char SINV : 1; - unsigned char : 1; - unsigned char SMIF : 1; -#endif - } BIT; - } SCMR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ACS0 : 1; - unsigned char : 3; - unsigned char ABCS : 1; - unsigned char NFEN : 1; - unsigned char : 1; - unsigned char RXDESEL : 1; -#else - unsigned char RXDESEL : 1; - unsigned char : 1; - unsigned char NFEN : 1; - unsigned char ABCS : 1; - unsigned char : 3; - unsigned char ACS0 : 1; -#endif - } BIT; - } SEMR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFCS : 3; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char NFCS : 3; -#endif - } BIT; - } SNFR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IICM : 1; - unsigned char : 2; - unsigned char IICDL : 5; -#else - unsigned char IICDL : 5; - unsigned char : 2; - unsigned char IICM : 1; -#endif - } BIT; - } SIMR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IICINTM : 1; - unsigned char IICCSC : 1; - unsigned char : 3; - unsigned char IICACKT : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char IICACKT : 1; - unsigned char : 3; - unsigned char IICCSC : 1; - unsigned char IICINTM : 1; -#endif - } BIT; - } SIMR2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IICSTAREQ : 1; - unsigned char IICRSTAREQ : 1; - unsigned char IICSTPREQ : 1; - unsigned char IICSTIF : 1; - unsigned char IICSDAS : 2; - unsigned char IICSCLS : 2; -#else - unsigned char IICSCLS : 2; - unsigned char IICSDAS : 2; - unsigned char IICSTIF : 1; - unsigned char IICSTPREQ : 1; - unsigned char IICRSTAREQ : 1; - unsigned char IICSTAREQ : 1; -#endif - } BIT; - } SIMR3; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IICACKR : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char IICACKR : 1; -#endif - } BIT; - } SISR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SSE : 1; - unsigned char CTSE : 1; - unsigned char MSS : 1; - unsigned char : 1; - unsigned char MFF : 1; - unsigned char : 1; - unsigned char CKPOL : 1; - unsigned char CKPH : 1; -#else - unsigned char CKPH : 1; - unsigned char CKPOL : 1; - unsigned char : 1; - unsigned char MFF : 1; - unsigned char : 1; - unsigned char MSS : 1; - unsigned char CTSE : 1; - unsigned char SSE : 1; -#endif - } BIT; - } SPMR; -}; - -struct st_sci12 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CKS : 2; - unsigned char MP : 1; - unsigned char STOP : 1; - unsigned char PM : 1; - unsigned char PE : 1; - unsigned char CHR : 1; - unsigned char CM : 1; -#else - unsigned char CM : 1; - unsigned char CHR : 1; - unsigned char PE : 1; - unsigned char PM : 1; - unsigned char STOP : 1; - unsigned char MP : 1; - unsigned char CKS : 2; -#endif - } BIT; - } SMR; - unsigned char BRR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CKE : 2; - unsigned char TEIE : 1; - unsigned char MPIE : 1; - unsigned char RE : 1; - unsigned char TE : 1; - unsigned char RIE : 1; - unsigned char TIE : 1; -#else - unsigned char TIE : 1; - unsigned char RIE : 1; - unsigned char TE : 1; - unsigned char RE : 1; - unsigned char MPIE : 1; - unsigned char TEIE : 1; - unsigned char CKE : 2; -#endif - } BIT; - } SCR; - unsigned char TDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MPBT : 1; - unsigned char MPB : 1; - unsigned char TEND : 1; - unsigned char PER : 1; - unsigned char FER : 1; - unsigned char ORER : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char ORER : 1; - unsigned char FER : 1; - unsigned char PER : 1; - unsigned char TEND : 1; - unsigned char MPB : 1; - unsigned char MPBT : 1; -#endif - } BIT; - } SSR; - unsigned char RDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SMIF : 1; - unsigned char : 1; - unsigned char SINV : 1; - unsigned char SDIR : 1; - unsigned char : 3; - unsigned char BCP2 : 1; -#else - unsigned char BCP2 : 1; - unsigned char : 3; - unsigned char SDIR : 1; - unsigned char SINV : 1; - unsigned char : 1; - unsigned char SMIF : 1; -#endif - } BIT; - } SCMR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ACS0 : 1; - unsigned char : 3; - unsigned char ABCS : 1; - unsigned char NFEN : 1; - unsigned char : 1; - unsigned char RXDESEL : 1; -#else - unsigned char RXDESEL : 1; - unsigned char : 1; - unsigned char NFEN : 1; - unsigned char ABCS : 1; - unsigned char : 3; - unsigned char ACS0 : 1; -#endif - } BIT; - } SEMR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char NFCS : 3; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char NFCS : 3; -#endif - } BIT; - } SNFR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IICM : 1; - unsigned char : 2; - unsigned char IICDL : 5; -#else - unsigned char IICDL : 5; - unsigned char : 2; - unsigned char IICM : 1; -#endif - } BIT; - } SIMR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IICINTM : 1; - unsigned char IICCSC : 1; - unsigned char : 3; - unsigned char IICACKT : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char IICACKT : 1; - unsigned char : 3; - unsigned char IICCSC : 1; - unsigned char IICINTM : 1; -#endif - } BIT; - } SIMR2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IICSTAREQ : 1; - unsigned char IICRSTAREQ : 1; - unsigned char IICSTPREQ : 1; - unsigned char IICSTIF : 1; - unsigned char IICSDAS : 2; - unsigned char IICSCLS : 2; -#else - unsigned char IICSCLS : 2; - unsigned char IICSDAS : 2; - unsigned char IICSTIF : 1; - unsigned char IICSTPREQ : 1; - unsigned char IICRSTAREQ : 1; - unsigned char IICSTAREQ : 1; -#endif - } BIT; - } SIMR3; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IICACKR : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char IICACKR : 1; -#endif - } BIT; - } SISR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SSE : 1; - unsigned char CTSE : 1; - unsigned char MSS : 1; - unsigned char : 1; - unsigned char MFF : 1; - unsigned char : 1; - unsigned char CKPOL : 1; - unsigned char CKPH : 1; -#else - unsigned char CKPH : 1; - unsigned char CKPOL : 1; - unsigned char : 1; - unsigned char MFF : 1; - unsigned char : 1; - unsigned char MSS : 1; - unsigned char CTSE : 1; - unsigned char SSE : 1; -#endif - } BIT; - } SPMR; - char wk0[18]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ESME : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char ESME : 1; -#endif - } BIT; - } ESMER; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 1; - unsigned char SFSF : 1; - unsigned char RXDSF : 1; - unsigned char BRME : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char BRME : 1; - unsigned char RXDSF : 1; - unsigned char SFSF : 1; - unsigned char : 1; -#endif - } BIT; - } CR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BFE : 1; - unsigned char CF0RE : 1; - unsigned char CF1DS : 2; - unsigned char PIBE : 1; - unsigned char PIBS : 3; -#else - unsigned char PIBS : 3; - unsigned char PIBE : 1; - unsigned char CF1DS : 2; - unsigned char CF0RE : 1; - unsigned char BFE : 1; -#endif - } BIT; - } CR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char DFCS : 3; - unsigned char : 1; - unsigned char BCCS : 2; - unsigned char RTS : 2; -#else - unsigned char RTS : 2; - unsigned char BCCS : 2; - unsigned char : 1; - unsigned char DFCS : 3; -#endif - } BIT; - } CR2; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SDST : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char SDST : 1; -#endif - } BIT; - } CR3; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TXDXPS : 1; - unsigned char RXDXPS : 1; - unsigned char : 2; - unsigned char SHARPS : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char SHARPS : 1; - unsigned char : 2; - unsigned char RXDXPS : 1; - unsigned char TXDXPS : 1; -#endif - } BIT; - } PCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BFDIE : 1; - unsigned char CF0MIE : 1; - unsigned char CF1MIE : 1; - unsigned char PIBDIE : 1; - unsigned char BCDIE : 1; - unsigned char AEDIE : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char AEDIE : 1; - unsigned char BCDIE : 1; - unsigned char PIBDIE : 1; - unsigned char CF1MIE : 1; - unsigned char CF0MIE : 1; - unsigned char BFDIE : 1; -#endif - } BIT; - } ICR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BFDF : 1; - unsigned char CF0MF : 1; - unsigned char CF1MF : 1; - unsigned char PIBDF : 1; - unsigned char BCDF : 1; - unsigned char AEDF : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char AEDF : 1; - unsigned char BCDF : 1; - unsigned char PIBDF : 1; - unsigned char CF1MF : 1; - unsigned char CF0MF : 1; - unsigned char BFDF : 1; -#endif - } BIT; - } STR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char BFDCL : 1; - unsigned char CF0MCL : 1; - unsigned char CF1MCL : 1; - unsigned char PIBDCL : 1; - unsigned char BCDCL : 1; - unsigned char AEDCL : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char AEDCL : 1; - unsigned char BCDCL : 1; - unsigned char PIBDCL : 1; - unsigned char CF1MCL : 1; - unsigned char CF0MCL : 1; - unsigned char BFDCL : 1; -#endif - } BIT; - } STCR; - unsigned char CF0DR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CF0CE0 : 1; - unsigned char CF0CE1 : 1; - unsigned char CF0CE2 : 1; - unsigned char CF0CE3 : 1; - unsigned char CF0CE4 : 1; - unsigned char CF0CE5 : 1; - unsigned char CF0CE6 : 1; - unsigned char CF0CE7 : 1; -#else - unsigned char CF0CE7 : 1; - unsigned char CF0CE6 : 1; - unsigned char CF0CE5 : 1; - unsigned char CF0CE4 : 1; - unsigned char CF0CE3 : 1; - unsigned char CF0CE2 : 1; - unsigned char CF0CE1 : 1; - unsigned char CF0CE0 : 1; -#endif - } BIT; - } CF0CR; - unsigned char CF0RR; - unsigned char PCF1DR; - unsigned char SCF1DR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CF1CE0 : 1; - unsigned char CF1CE1 : 1; - unsigned char CF1CE2 : 1; - unsigned char CF1CE3 : 1; - unsigned char CF1CE4 : 1; - unsigned char CF1CE5 : 1; - unsigned char CF1CE6 : 1; - unsigned char CF1CE7 : 1; -#else - unsigned char CF1CE7 : 1; - unsigned char CF1CE6 : 1; - unsigned char CF1CE5 : 1; - unsigned char CF1CE4 : 1; - unsigned char CF1CE3 : 1; - unsigned char CF1CE2 : 1; - unsigned char CF1CE1 : 1; - unsigned char CF1CE0 : 1; -#endif - } BIT; - } CF1CR; - unsigned char CF1RR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TCST : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char TCST : 1; -#endif - } BIT; - } TCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TOMS : 2; - unsigned char : 1; - unsigned char TWRC : 1; - unsigned char TCSS : 3; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char TCSS : 3; - unsigned char TWRC : 1; - unsigned char : 1; - unsigned char TOMS : 2; -#endif - } BIT; - } TMR; - unsigned char TPRE; - unsigned char TCNT; -}; - -struct st_smci { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CKS : 2; - unsigned char BCP : 2; - unsigned char PM : 1; - unsigned char PE : 1; - unsigned char BLK : 1; - unsigned char GM : 1; -#else - unsigned char GM : 1; - unsigned char BLK : 1; - unsigned char PE : 1; - unsigned char PM : 1; - unsigned char BCP : 2; - unsigned char CKS : 2; -#endif - } BIT; - } SMR; - unsigned char BRR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CKE : 2; - unsigned char TEIE : 1; - unsigned char MPIE : 1; - unsigned char RE : 1; - unsigned char TE : 1; - unsigned char RIE : 1; - unsigned char TIE : 1; -#else - unsigned char TIE : 1; - unsigned char RIE : 1; - unsigned char TE : 1; - unsigned char RE : 1; - unsigned char MPIE : 1; - unsigned char TEIE : 1; - unsigned char CKE : 2; -#endif - } BIT; - } SCR; - unsigned char TDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MPBT : 1; - unsigned char MPB : 1; - unsigned char TEND : 1; - unsigned char PER : 1; - unsigned char ERS : 1; - unsigned char ORER : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char ORER : 1; - unsigned char ERS : 1; - unsigned char PER : 1; - unsigned char TEND : 1; - unsigned char MPB : 1; - unsigned char MPBT : 1; -#endif - } BIT; - } SSR; - unsigned char RDR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SMIF : 1; - unsigned char : 1; - unsigned char SINV : 1; - unsigned char SDIR : 1; - unsigned char : 3; - unsigned char BCP2 : 1; -#else - unsigned char BCP2 : 1; - unsigned char : 3; - unsigned char SDIR : 1; - unsigned char SINV : 1; - unsigned char : 1; - unsigned char SMIF : 1; -#endif - } BIT; - } SCMR; -}; - -struct st_ssi { - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long REN : 1; - unsigned long TEN : 1; - unsigned long : 1; - unsigned long MUEN : 1; - unsigned long CKDV : 4; - unsigned long DEL : 1; - unsigned long PDTA : 1; - unsigned long SDTA : 1; - unsigned long SPDP : 1; - unsigned long SWSP : 1; - unsigned long SCKP : 1; - unsigned long SWSD : 1; - unsigned long SCKD : 1; - unsigned long SWL : 3; - unsigned long DWL : 3; - unsigned long CHNL : 2; - unsigned long : 1; - unsigned long IIEN : 1; - unsigned long ROIEN : 1; - unsigned long RUIEN : 1; - unsigned long TOIEN : 1; - unsigned long TUIEN : 1; - unsigned long CKS : 1; - unsigned long : 1; -#else - unsigned long : 1; - unsigned long CKS : 1; - unsigned long TUIEN : 1; - unsigned long TOIEN : 1; - unsigned long RUIEN : 1; - unsigned long ROIEN : 1; - unsigned long IIEN : 1; - unsigned long : 1; - unsigned long CHNL : 2; - unsigned long DWL : 3; - unsigned long SWL : 3; - unsigned long SCKD : 1; - unsigned long SWSD : 1; - unsigned long SCKP : 1; - unsigned long SWSP : 1; - unsigned long SPDP : 1; - unsigned long SDTA : 1; - unsigned long PDTA : 1; - unsigned long DEL : 1; - unsigned long CKDV : 4; - unsigned long MUEN : 1; - unsigned long : 1; - unsigned long TEN : 1; - unsigned long REN : 1; -#endif - } BIT; - } SSICR; - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long IDST : 1; - unsigned long RSWNO : 1; - unsigned long RCHNO : 2; - unsigned long TSWNO : 1; - unsigned long TCHNO : 2; - unsigned long : 18; - unsigned long IIRQ : 1; - unsigned long ROIRQ : 1; - unsigned long RUIRQ : 1; - unsigned long TOIRQ : 1; - unsigned long TUIRQ : 1; - unsigned long : 2; -#else - unsigned long : 2; - unsigned long TUIRQ : 1; - unsigned long TOIRQ : 1; - unsigned long RUIRQ : 1; - unsigned long ROIRQ : 1; - unsigned long IIRQ : 1; - unsigned long : 18; - unsigned long TCHNO : 2; - unsigned long TSWNO : 1; - unsigned long RCHNO : 2; - unsigned long RSWNO : 1; - unsigned long IDST : 1; -#endif - } BIT; - } SSISR; - char wk0[8]; - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long RFRST : 1; - unsigned long TFRST : 1; - unsigned long RIE : 1; - unsigned long TIE : 1; - unsigned long RTRG : 2; - unsigned long TTRG : 2; - unsigned long : 8; - unsigned long SSIRST : 1; - unsigned long : 14; - unsigned long AUCKE : 1; -#else - unsigned long AUCKE : 1; - unsigned long : 14; - unsigned long SSIRST : 1; - unsigned long : 8; - unsigned long TTRG : 2; - unsigned long RTRG : 2; - unsigned long TIE : 1; - unsigned long RIE : 1; - unsigned long TFRST : 1; - unsigned long RFRST : 1; -#endif - } BIT; - } SSIFCR; - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long RDF : 1; - unsigned long : 7; - unsigned long RDC : 4; - unsigned long : 4; - unsigned long TDE : 1; - unsigned long : 7; - unsigned long TDC : 4; - unsigned long : 4; -#else - unsigned long : 4; - unsigned long TDC : 4; - unsigned long : 7; - unsigned long TDE : 1; - unsigned long : 4; - unsigned long RDC : 4; - unsigned long : 7; - unsigned long RDF : 1; -#endif - } BIT; - } SSIFSR; - unsigned long SSIFTDR; - unsigned long SSIFRDR; - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long : 8; - unsigned long CONT : 1; - unsigned long : 23; -#else - unsigned long : 23; - unsigned long CONT : 1; - unsigned long : 8; -#endif - } BIT; - } SSITDMR; -}; - -struct st_system { - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short MD : 1; - unsigned short : 15; -#else - unsigned short : 15; - unsigned short MD : 1; -#endif - } BIT; - } MDMONR; - char wk0[6]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short RAME : 1; - unsigned short : 15; -#else - unsigned short : 15; - unsigned short RAME : 1; -#endif - } BIT; - } SYSCR1; - char wk1[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 15; - unsigned short SSBY : 1; -#else - unsigned short SSBY : 1; - unsigned short : 15; -#endif - } BIT; - } SBYCR; - char wk2[2]; - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long : 4; - unsigned long MSTPA4 : 1; - unsigned long MSTPA5 : 1; - unsigned long : 3; - unsigned long MSTPA9 : 1; - unsigned long : 4; - unsigned long MSTPA14 : 1; - unsigned long MSTPA15 : 1; - unsigned long : 1; - unsigned long MSTPA17 : 1; - unsigned long MSTPA18 : 1; - unsigned long : 9; - unsigned long MSTPA28 : 1; - unsigned long : 3; -#else - unsigned long : 3; - unsigned long MSTPA28 : 1; - unsigned long : 9; - unsigned long MSTPA18 : 1; - unsigned long MSTPA17 : 1; - unsigned long : 1; - unsigned long MSTPA15 : 1; - unsigned long MSTPA14 : 1; - unsigned long : 4; - unsigned long MSTPA9 : 1; - unsigned long : 3; - unsigned long MSTPA5 : 1; - unsigned long MSTPA4 : 1; - unsigned long : 4; -#endif - } BIT; - } MSTPCRA; - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long : 4; - unsigned long MSTPB4 : 1; - unsigned long : 1; - unsigned long MSTPB6 : 1; - unsigned long : 2; - unsigned long MSTPB9 : 1; - unsigned long MSTPB10 : 1; - unsigned long : 6; - unsigned long MSTPB17 : 1; - unsigned long : 1; - unsigned long MSTPB19 : 1; - unsigned long : 1; - unsigned long MSTPB21 : 1; - unsigned long : 1; - unsigned long MSTPB23 : 1; - unsigned long : 1; - unsigned long MSTPB25 : 1; - unsigned long MSTPB26 : 1; - unsigned long : 2; - unsigned long MSTPB29 : 1; - unsigned long MSTPB30 : 1; - unsigned long MSTPB31 : 1; -#else - unsigned long MSTPB31 : 1; - unsigned long MSTPB30 : 1; - unsigned long MSTPB29 : 1; - unsigned long : 2; - unsigned long MSTPB26 : 1; - unsigned long MSTPB25 : 1; - unsigned long : 1; - unsigned long MSTPB23 : 1; - unsigned long : 1; - unsigned long MSTPB21 : 1; - unsigned long : 1; - unsigned long MSTPB19 : 1; - unsigned long : 1; - unsigned long MSTPB17 : 1; - unsigned long : 6; - unsigned long MSTPB10 : 1; - unsigned long MSTPB9 : 1; - unsigned long : 2; - unsigned long MSTPB6 : 1; - unsigned long : 1; - unsigned long MSTPB4 : 1; - unsigned long : 4; -#endif - } BIT; - } MSTPCRB; - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long MSTPC0 : 1; - unsigned long : 18; - unsigned long MSTPC19 : 1; - unsigned long MSTPC20 : 1; - unsigned long : 5; - unsigned long MSTPC26 : 1; - unsigned long MSTPC27 : 1; - unsigned long : 3; - unsigned long DSLPE : 1; -#else - unsigned long DSLPE : 1; - unsigned long : 3; - unsigned long MSTPC27 : 1; - unsigned long MSTPC26 : 1; - unsigned long : 5; - unsigned long MSTPC20 : 1; - unsigned long MSTPC19 : 1; - unsigned long : 18; - unsigned long MSTPC0 : 1; -#endif - } BIT; - } MSTPCRC; - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long : 10; - unsigned long MSTPD10 : 1; - unsigned long MSTPD11 : 1; - unsigned long : 3; - unsigned long MSTPD15 : 1; - unsigned long : 16; -#else - unsigned long : 16; - unsigned long MSTPD15 : 1; - unsigned long : 3; - unsigned long MSTPD11 : 1; - unsigned long MSTPD10 : 1; - unsigned long : 10; -#endif - } BIT; - } MSTPCRD; - union { - unsigned long LONG; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned long PCKD : 4; - unsigned long : 4; - unsigned long PCKB : 4; - unsigned long : 12; - unsigned long ICK : 4; - unsigned long FCK : 4; -#else - unsigned long FCK : 4; - unsigned long ICK : 4; - unsigned long : 12; - unsigned long PCKB : 4; - unsigned long : 4; - unsigned long PCKD : 4; -#endif - } BIT; - } SCKCR; - char wk3[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short CKSEL : 3; - unsigned short : 5; -#else - unsigned short : 5; - unsigned short CKSEL : 3; - unsigned short : 8; -#endif - } BIT; - } SCKCR3; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PLIDIV : 2; - unsigned short : 6; - unsigned short STC : 6; - unsigned short : 2; -#else - unsigned short : 2; - unsigned short STC : 6; - unsigned short : 6; - unsigned short PLIDIV : 2; -#endif - } BIT; - } PLLCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PLLEN : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char PLLEN : 1; -#endif - } BIT; - } PLLCR2; - char wk4[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short UPLIDIV : 2; - unsigned short : 2; - unsigned short UCKUPLLSEL : 1; - unsigned short : 3; - unsigned short USTC : 6; - unsigned short : 2; -#else - unsigned short : 2; - unsigned short USTC : 6; - unsigned short : 3; - unsigned short UCKUPLLSEL : 1; - unsigned short : 2; - unsigned short UPLIDIV : 2; -#endif - } BIT; - } UPLLCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char UPLLEN : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char UPLLEN : 1; -#endif - } BIT; - } UPLLCR2; - char wk5[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MOSTP : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char MOSTP : 1; -#endif - } BIT; - } MOSCCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SOSTP : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char SOSTP : 1; -#endif - } BIT; - } SOSCCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LCSTP : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char LCSTP : 1; -#endif - } BIT; - } LOCOCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char ILCSTP : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char ILCSTP : 1; -#endif - } BIT; - } ILOCOCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char HCSTP : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char HCSTP : 1; -#endif - } BIT; - } HOCOCR; - char wk6[5]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MOOVF : 1; - unsigned char : 1; - unsigned char PLOVF : 1; - unsigned char HCOVF : 1; - unsigned char : 1; - unsigned char UPLOVF : 1; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char UPLOVF : 1; - unsigned char : 1; - unsigned char HCOVF : 1; - unsigned char PLOVF : 1; - unsigned char : 1; - unsigned char MOOVF : 1; -#endif - } BIT; - } OSCOVFSR; - char wk7[1]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short CKOSEL : 3; - unsigned short : 1; - unsigned short CKODIV : 3; - unsigned short CKOSTP : 1; -#else - unsigned short CKOSTP : 1; - unsigned short CKODIV : 3; - unsigned short : 1; - unsigned short CKOSEL : 3; - unsigned short : 8; -#endif - } BIT; - } CKOCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OSTDIE : 1; - unsigned char : 6; - unsigned char OSTDE : 1; -#else - unsigned char OSTDE : 1; - unsigned char : 6; - unsigned char OSTDIE : 1; -#endif - } BIT; - } OSTDCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OSTDF : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char OSTDF : 1; -#endif - } BIT; - } OSTDSR; - char wk8[14]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LCDSCLKSEL : 3; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char LCDSCLKSEL : 3; -#endif - } BIT; - } LCDSCLKCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LCDSCLKSTP : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char LCDSCLKSTP : 1; -#endif - } BIT; - } LCDSCLKCR2; - char wk9[78]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OPCM : 3; - unsigned char : 1; - unsigned char OPCMTSF : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char OPCMTSF : 1; - unsigned char : 1; - unsigned char OPCM : 3; -#endif - } BIT; - } OPCCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char RSTCKSEL : 3; - unsigned char : 4; - unsigned char RSTCKEN : 1; -#else - unsigned char RSTCKEN : 1; - unsigned char : 4; - unsigned char RSTCKSEL : 3; -#endif - } BIT; - } RSTCKCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char MSTS : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char MSTS : 5; -#endif - } BIT; - } MOSCWTCR; - char wk10[2]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char HSTS : 5; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char HSTS : 5; -#endif - } BIT; - } HOCOWTCR; - char wk11[4]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char SOPCM : 1; - unsigned char : 3; - unsigned char SOPCMTSF : 1; - unsigned char : 3; -#else - unsigned char : 3; - unsigned char SOPCMTSF : 1; - unsigned char : 3; - unsigned char SOPCM : 1; -#endif - } BIT; - } SOPCCR; - char wk12[21]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char IWDTRF : 1; - unsigned char : 1; - unsigned char SWRF : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char SWRF : 1; - unsigned char : 1; - unsigned char IWDTRF : 1; -#endif - } BIT; - } RSTSR2; - char wk13[1]; - unsigned short SWRR; - char wk14[28]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LVD1IDTSEL : 2; - unsigned char LVD1IRQSEL : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char LVD1IRQSEL : 1; - unsigned char LVD1IDTSEL : 2; -#endif - } BIT; - } LVD1CR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LVD1DET : 1; - unsigned char LVD1MON : 1; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char LVD1MON : 1; - unsigned char LVD1DET : 1; -#endif - } BIT; - } LVD1SR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LVD2IDTSEL : 2; - unsigned char LVD2IRQSEL : 1; - unsigned char : 5; -#else - unsigned char : 5; - unsigned char LVD2IRQSEL : 1; - unsigned char LVD2IDTSEL : 2; -#endif - } BIT; - } LVD2CR1; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LVD2DET : 1; - unsigned char LVD2MON : 1; - unsigned char : 6; -#else - unsigned char : 6; - unsigned char LVD2MON : 1; - unsigned char LVD2DET : 1; -#endif - } BIT; - } LVD2SR; - char wk15[794]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PRC0 : 1; - unsigned short PRC1 : 1; - unsigned short PRC2 : 1; - unsigned short PRC3 : 1; - unsigned short : 4; - unsigned short PRKEY : 8; -#else - unsigned short PRKEY : 8; - unsigned short : 4; - unsigned short PRC3 : 1; - unsigned short PRC2 : 1; - unsigned short PRC1 : 1; - unsigned short PRC0 : 1; -#endif - } BIT; - } PRCR; - char wk16[48784]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char PORF : 1; - unsigned char : 1; - unsigned char LVD1RF : 1; - unsigned char LVD2RF : 1; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char LVD2RF : 1; - unsigned char LVD1RF : 1; - unsigned char : 1; - unsigned char PORF : 1; -#endif - } BIT; - } RSTSR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CWSF : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char CWSF : 1; -#endif - } BIT; - } RSTSR1; - char wk17[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 5; - unsigned char MODRV21 : 1; - unsigned char MOSEL : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char MOSEL : 1; - unsigned char MODRV21 : 1; - unsigned char : 5; -#endif - } BIT; - } MOFCR; - char wk18[3]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 3; - unsigned char EXVCCINP2 : 1; - unsigned char : 1; - unsigned char LVD1E : 1; - unsigned char LVD2E : 1; - unsigned char : 1; -#else - unsigned char : 1; - unsigned char LVD2E : 1; - unsigned char LVD1E : 1; - unsigned char : 1; - unsigned char EXVCCINP2 : 1; - unsigned char : 3; -#endif - } BIT; - } LVCMPCR; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LVD1LVL : 4; - unsigned char LVD2LVL : 2; - unsigned char : 2; -#else - unsigned char : 2; - unsigned char LVD2LVL : 2; - unsigned char LVD1LVL : 4; -#endif - } BIT; - } LVDLVLR; - char wk19[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LVD1RIE : 1; - unsigned char : 1; - unsigned char LVD1CMPE : 1; - unsigned char : 3; - unsigned char LVD1RI : 1; - unsigned char LVD1RN : 1; -#else - unsigned char LVD1RN : 1; - unsigned char LVD1RI : 1; - unsigned char : 3; - unsigned char LVD1CMPE : 1; - unsigned char : 1; - unsigned char LVD1RIE : 1; -#endif - } BIT; - } LVD1CR0; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char LVD2RIE : 1; - unsigned char : 1; - unsigned char LVD2CMPE : 1; - unsigned char : 3; - unsigned char LVD2RI : 1; - unsigned char LVD2RN : 1; -#else - unsigned char LVD2RN : 1; - unsigned char LVD2RI : 1; - unsigned char : 3; - unsigned char LVD2CMPE : 1; - unsigned char : 1; - unsigned char LVD2RIE : 1; -#endif - } BIT; - } LVD2CR0; -}; - -struct st_temps { - unsigned char TSCDRL; - unsigned char TSCDRH; -}; - -struct st_tmr0 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 3; - unsigned char CCLR : 2; - unsigned char OVIE : 1; - unsigned char CMIEA : 1; - unsigned char CMIEB : 1; -#else - unsigned char CMIEB : 1; - unsigned char CMIEA : 1; - unsigned char OVIE : 1; - unsigned char CCLR : 2; - unsigned char : 3; -#endif - } BIT; - } TCR; - char wk0[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OSA : 2; - unsigned char OSB : 2; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char OSB : 2; - unsigned char OSA : 2; -#endif - } BIT; - } TCSR; - char wk1[1]; - unsigned char TCORA; - char wk2[1]; - unsigned char TCORB; - char wk3[1]; - unsigned char TCNT; - char wk4[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CKS : 3; - unsigned char CSS : 2; - unsigned char : 2; - unsigned char TMRIS : 1; -#else - unsigned char TMRIS : 1; - unsigned char : 2; - unsigned char CSS : 2; - unsigned char CKS : 3; -#endif - } BIT; - } TCCR; - char wk5[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char TCS : 1; - unsigned char : 7; -#else - unsigned char : 7; - unsigned char TCS : 1; -#endif - } BIT; - } TCSTR; -}; - -struct st_tmr1 { - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char : 3; - unsigned char CCLR : 2; - unsigned char OVIE : 1; - unsigned char CMIEA : 1; - unsigned char CMIEB : 1; -#else - unsigned char CMIEB : 1; - unsigned char CMIEA : 1; - unsigned char OVIE : 1; - unsigned char CCLR : 2; - unsigned char : 3; -#endif - } BIT; - } TCR; - char wk0[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char OSA : 2; - unsigned char OSB : 2; - unsigned char : 4; -#else - unsigned char : 4; - unsigned char OSB : 2; - unsigned char OSA : 2; -#endif - } BIT; - } TCSR; - char wk1[1]; - unsigned char TCORA; - char wk2[1]; - unsigned char TCORB; - char wk3[1]; - unsigned char TCNT; - char wk4[1]; - union { - unsigned char BYTE; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned char CKS : 3; - unsigned char CSS : 2; - unsigned char : 2; - unsigned char TMRIS : 1; -#else - unsigned char TMRIS : 1; - unsigned char : 2; - unsigned char CSS : 2; - unsigned char CKS : 3; -#endif - } BIT; - } TCCR; -}; - -struct st_tmr01 { - unsigned short TCORA; - unsigned short TCORB; - unsigned short TCNT; - unsigned short TCCR; -}; - -struct st_usb0 { - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short USBE : 1; - unsigned short : 2; - unsigned short DMRPU : 1; - unsigned short DPRPU : 1; - unsigned short DRPD : 1; - unsigned short DCFM : 1; - unsigned short : 1; - unsigned short CNEN : 1; - unsigned short : 1; - unsigned short SCKE : 1; - unsigned short : 5; -#else - unsigned short : 5; - unsigned short SCKE : 1; - unsigned short : 1; - unsigned short CNEN : 1; - unsigned short : 1; - unsigned short DCFM : 1; - unsigned short DRPD : 1; - unsigned short DPRPU : 1; - unsigned short DMRPU : 1; - unsigned short : 2; - unsigned short USBE : 1; -#endif - } BIT; - } SYSCFG; - char wk0[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short LNST : 2; - unsigned short IDMON : 1; - unsigned short : 3; - unsigned short HTACT : 1; - unsigned short : 7; - unsigned short OVCMON : 2; -#else - unsigned short OVCMON : 2; - unsigned short : 7; - unsigned short HTACT : 1; - unsigned short : 3; - unsigned short IDMON : 1; - unsigned short LNST : 2; -#endif - } BIT; - } SYSSTS0; - char wk1[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short RHST : 3; - unsigned short : 1; - unsigned short UACT : 1; - unsigned short RESUME : 1; - unsigned short USBRST : 1; - unsigned short RWUPE : 1; - unsigned short WKUP : 1; - unsigned short VBUSEN : 1; - unsigned short EXICEN : 1; - unsigned short HNPBTOA : 1; - unsigned short : 4; -#else - unsigned short : 4; - unsigned short HNPBTOA : 1; - unsigned short EXICEN : 1; - unsigned short VBUSEN : 1; - unsigned short WKUP : 1; - unsigned short RWUPE : 1; - unsigned short USBRST : 1; - unsigned short RESUME : 1; - unsigned short UACT : 1; - unsigned short : 1; - unsigned short RHST : 3; -#endif - } BIT; - } DVSTCTR0; - char wk2[10]; - union { - unsigned short WORD; - struct { - unsigned char L; - unsigned char H; - } BYTE; - } CFIFO; - char wk3[2]; - union { - unsigned short WORD; - struct { - unsigned char L; - unsigned char H; - } BYTE; - } D0FIFO; - char wk4[2]; - union { - unsigned short WORD; - struct { - unsigned char L; - unsigned char H; - } BYTE; - } D1FIFO; - char wk5[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CURPIPE : 4; - unsigned short : 1; - unsigned short ISEL : 1; - unsigned short : 2; - unsigned short BIGEND : 1; - unsigned short : 1; - unsigned short MBW : 1; - unsigned short : 3; - unsigned short REW : 1; - unsigned short RCNT : 1; -#else - unsigned short RCNT : 1; - unsigned short REW : 1; - unsigned short : 3; - unsigned short MBW : 1; - unsigned short : 1; - unsigned short BIGEND : 1; - unsigned short : 2; - unsigned short ISEL : 1; - unsigned short : 1; - unsigned short CURPIPE : 4; -#endif - } BIT; - } CFIFOSEL; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short DTLN : 9; - unsigned short : 4; - unsigned short FRDY : 1; - unsigned short BCLR : 1; - unsigned short BVAL : 1; -#else - unsigned short BVAL : 1; - unsigned short BCLR : 1; - unsigned short FRDY : 1; - unsigned short : 4; - unsigned short DTLN : 9; -#endif - } BIT; - } CFIFOCTR; - char wk6[4]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CURPIPE : 4; - unsigned short : 4; - unsigned short BIGEND : 1; - unsigned short : 1; - unsigned short MBW : 1; - unsigned short : 1; - unsigned short DREQE : 1; - unsigned short DCLRM : 1; - unsigned short REW : 1; - unsigned short RCNT : 1; -#else - unsigned short RCNT : 1; - unsigned short REW : 1; - unsigned short DCLRM : 1; - unsigned short DREQE : 1; - unsigned short : 1; - unsigned short MBW : 1; - unsigned short : 1; - unsigned short BIGEND : 1; - unsigned short : 4; - unsigned short CURPIPE : 4; -#endif - } BIT; - } D0FIFOSEL; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short DTLN : 9; - unsigned short : 4; - unsigned short FRDY : 1; - unsigned short BCLR : 1; - unsigned short BVAL : 1; -#else - unsigned short BVAL : 1; - unsigned short BCLR : 1; - unsigned short FRDY : 1; - unsigned short : 4; - unsigned short DTLN : 9; -#endif - } BIT; - } D0FIFOCTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CURPIPE : 4; - unsigned short : 4; - unsigned short BIGEND : 1; - unsigned short : 1; - unsigned short MBW : 1; - unsigned short : 1; - unsigned short DREQE : 1; - unsigned short DCLRM : 1; - unsigned short REW : 1; - unsigned short RCNT : 1; -#else - unsigned short RCNT : 1; - unsigned short REW : 1; - unsigned short DCLRM : 1; - unsigned short DREQE : 1; - unsigned short : 1; - unsigned short MBW : 1; - unsigned short : 1; - unsigned short BIGEND : 1; - unsigned short : 4; - unsigned short CURPIPE : 4; -#endif - } BIT; - } D1FIFOSEL; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short DTLN : 9; - unsigned short : 4; - unsigned short FRDY : 1; - unsigned short BCLR : 1; - unsigned short BVAL : 1; -#else - unsigned short BVAL : 1; - unsigned short BCLR : 1; - unsigned short FRDY : 1; - unsigned short : 4; - unsigned short DTLN : 9; -#endif - } BIT; - } D1FIFOCTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short BRDYE : 1; - unsigned short NRDYE : 1; - unsigned short BEMPE : 1; - unsigned short CTRE : 1; - unsigned short DVSE : 1; - unsigned short SOFE : 1; - unsigned short RSME : 1; - unsigned short VBSE : 1; -#else - unsigned short VBSE : 1; - unsigned short RSME : 1; - unsigned short SOFE : 1; - unsigned short DVSE : 1; - unsigned short CTRE : 1; - unsigned short BEMPE : 1; - unsigned short NRDYE : 1; - unsigned short BRDYE : 1; - unsigned short : 8; -#endif - } BIT; - } INTENB0; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PDDETINTE0 : 1; - unsigned short : 3; - unsigned short SACKE : 1; - unsigned short SIGNE : 1; - unsigned short EOFERRE : 1; - unsigned short : 4; - unsigned short ATTCHE : 1; - unsigned short DTCHE : 1; - unsigned short : 1; - unsigned short BCHGE : 1; - unsigned short OVRCRE : 1; -#else - unsigned short OVRCRE : 1; - unsigned short BCHGE : 1; - unsigned short : 1; - unsigned short DTCHE : 1; - unsigned short ATTCHE : 1; - unsigned short : 4; - unsigned short EOFERRE : 1; - unsigned short SIGNE : 1; - unsigned short SACKE : 1; - unsigned short : 3; - unsigned short PDDETINTE0 : 1; -#endif - } BIT; - } INTENB1; - char wk7[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PIPE0BRDYE : 1; - unsigned short PIPE1BRDYE : 1; - unsigned short PIPE2BRDYE : 1; - unsigned short PIPE3BRDYE : 1; - unsigned short PIPE4BRDYE : 1; - unsigned short PIPE5BRDYE : 1; - unsigned short PIPE6BRDYE : 1; - unsigned short PIPE7BRDYE : 1; - unsigned short PIPE8BRDYE : 1; - unsigned short PIPE9BRDYE : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short PIPE9BRDYE : 1; - unsigned short PIPE8BRDYE : 1; - unsigned short PIPE7BRDYE : 1; - unsigned short PIPE6BRDYE : 1; - unsigned short PIPE5BRDYE : 1; - unsigned short PIPE4BRDYE : 1; - unsigned short PIPE3BRDYE : 1; - unsigned short PIPE2BRDYE : 1; - unsigned short PIPE1BRDYE : 1; - unsigned short PIPE0BRDYE : 1; -#endif - } BIT; - } BRDYENB; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PIPE0NRDYE : 1; - unsigned short PIPE1NRDYE : 1; - unsigned short PIPE2NRDYE : 1; - unsigned short PIPE3NRDYE : 1; - unsigned short PIPE4NRDYE : 1; - unsigned short PIPE5NRDYE : 1; - unsigned short PIPE6NRDYE : 1; - unsigned short PIPE7NRDYE : 1; - unsigned short PIPE8NRDYE : 1; - unsigned short PIPE9NRDYE : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short PIPE9NRDYE : 1; - unsigned short PIPE8NRDYE : 1; - unsigned short PIPE7NRDYE : 1; - unsigned short PIPE6NRDYE : 1; - unsigned short PIPE5NRDYE : 1; - unsigned short PIPE4NRDYE : 1; - unsigned short PIPE3NRDYE : 1; - unsigned short PIPE2NRDYE : 1; - unsigned short PIPE1NRDYE : 1; - unsigned short PIPE0NRDYE : 1; -#endif - } BIT; - } NRDYENB; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PIPE0BEMPE : 1; - unsigned short PIPE1BEMPE : 1; - unsigned short PIPE2BEMPE : 1; - unsigned short PIPE3BEMPE : 1; - unsigned short PIPE4BEMPE : 1; - unsigned short PIPE5BEMPE : 1; - unsigned short PIPE6BEMPE : 1; - unsigned short PIPE7BEMPE : 1; - unsigned short PIPE8BEMPE : 1; - unsigned short PIPE9BEMPE : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short PIPE9BEMPE : 1; - unsigned short PIPE8BEMPE : 1; - unsigned short PIPE7BEMPE : 1; - unsigned short PIPE6BEMPE : 1; - unsigned short PIPE5BEMPE : 1; - unsigned short PIPE4BEMPE : 1; - unsigned short PIPE3BEMPE : 1; - unsigned short PIPE2BEMPE : 1; - unsigned short PIPE1BEMPE : 1; - unsigned short PIPE0BEMPE : 1; -#endif - } BIT; - } BEMPENB; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 4; - unsigned short EDGESTS : 1; - unsigned short : 1; - unsigned short BRDYM : 1; - unsigned short : 1; - unsigned short TRNENSEL : 1; - unsigned short : 7; -#else - unsigned short : 7; - unsigned short TRNENSEL : 1; - unsigned short : 1; - unsigned short BRDYM : 1; - unsigned short : 1; - unsigned short EDGESTS : 1; - unsigned short : 4; -#endif - } BIT; - } SOFCFG; - char wk8[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short CTSQ : 3; - unsigned short VALID : 1; - unsigned short DVSQ : 3; - unsigned short VBSTS : 1; - unsigned short BRDY : 1; - unsigned short NRDY : 1; - unsigned short BEMP : 1; - unsigned short CTRT : 1; - unsigned short DVST : 1; - unsigned short SOFR : 1; - unsigned short RESM : 1; - unsigned short VBINT : 1; -#else - unsigned short VBINT : 1; - unsigned short RESM : 1; - unsigned short SOFR : 1; - unsigned short DVST : 1; - unsigned short CTRT : 1; - unsigned short BEMP : 1; - unsigned short NRDY : 1; - unsigned short BRDY : 1; - unsigned short VBSTS : 1; - unsigned short DVSQ : 3; - unsigned short VALID : 1; - unsigned short CTSQ : 3; -#endif - } BIT; - } INTSTS0; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PDDETINT0 : 1; - unsigned short : 3; - unsigned short SACK : 1; - unsigned short SIGN : 1; - unsigned short EOFERR : 1; - unsigned short : 4; - unsigned short ATTCH : 1; - unsigned short DTCH : 1; - unsigned short : 1; - unsigned short BCHG : 1; - unsigned short OVRCR : 1; -#else - unsigned short OVRCR : 1; - unsigned short BCHG : 1; - unsigned short : 1; - unsigned short DTCH : 1; - unsigned short ATTCH : 1; - unsigned short : 4; - unsigned short EOFERR : 1; - unsigned short SIGN : 1; - unsigned short SACK : 1; - unsigned short : 3; - unsigned short PDDETINT0 : 1; -#endif - } BIT; - } INTSTS1; - char wk9[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PIPE0BRDY : 1; - unsigned short PIPE1BRDY : 1; - unsigned short PIPE2BRDY : 1; - unsigned short PIPE3BRDY : 1; - unsigned short PIPE4BRDY : 1; - unsigned short PIPE5BRDY : 1; - unsigned short PIPE6BRDY : 1; - unsigned short PIPE7BRDY : 1; - unsigned short PIPE8BRDY : 1; - unsigned short PIPE9BRDY : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short PIPE9BRDY : 1; - unsigned short PIPE8BRDY : 1; - unsigned short PIPE7BRDY : 1; - unsigned short PIPE6BRDY : 1; - unsigned short PIPE5BRDY : 1; - unsigned short PIPE4BRDY : 1; - unsigned short PIPE3BRDY : 1; - unsigned short PIPE2BRDY : 1; - unsigned short PIPE1BRDY : 1; - unsigned short PIPE0BRDY : 1; -#endif - } BIT; - } BRDYSTS; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PIPE0NRDY : 1; - unsigned short PIPE1NRDY : 1; - unsigned short PIPE2NRDY : 1; - unsigned short PIPE3NRDY : 1; - unsigned short PIPE4NRDY : 1; - unsigned short PIPE5NRDY : 1; - unsigned short PIPE6NRDY : 1; - unsigned short PIPE7NRDY : 1; - unsigned short PIPE8NRDY : 1; - unsigned short PIPE9NRDY : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short PIPE9NRDY : 1; - unsigned short PIPE8NRDY : 1; - unsigned short PIPE7NRDY : 1; - unsigned short PIPE6NRDY : 1; - unsigned short PIPE5NRDY : 1; - unsigned short PIPE4NRDY : 1; - unsigned short PIPE3NRDY : 1; - unsigned short PIPE2NRDY : 1; - unsigned short PIPE1NRDY : 1; - unsigned short PIPE0NRDY : 1; -#endif - } BIT; - } NRDYSTS; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PIPE0BEMP : 1; - unsigned short PIPE1BEMP : 1; - unsigned short PIPE2BEMP : 1; - unsigned short PIPE3BEMP : 1; - unsigned short PIPE4BEMP : 1; - unsigned short PIPE5BEMP : 1; - unsigned short PIPE6BEMP : 1; - unsigned short PIPE7BEMP : 1; - unsigned short PIPE8BEMP : 1; - unsigned short PIPE9BEMP : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short PIPE9BEMP : 1; - unsigned short PIPE8BEMP : 1; - unsigned short PIPE7BEMP : 1; - unsigned short PIPE6BEMP : 1; - unsigned short PIPE5BEMP : 1; - unsigned short PIPE4BEMP : 1; - unsigned short PIPE3BEMP : 1; - unsigned short PIPE2BEMP : 1; - unsigned short PIPE1BEMP : 1; - unsigned short PIPE0BEMP : 1; -#endif - } BIT; - } BEMPSTS; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short FRNM : 11; - unsigned short : 3; - unsigned short CRCE : 1; - unsigned short OVRN : 1; -#else - unsigned short OVRN : 1; - unsigned short CRCE : 1; - unsigned short : 3; - unsigned short FRNM : 11; -#endif - } BIT; - } FRMNUM; - char wk10[6]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short BMREQUESTTYPE : 8; - unsigned short BREQUEST : 8; -#else - unsigned short BREQUEST : 8; - unsigned short BMREQUESTTYPE : 8; -#endif - } BIT; - } USBREQ; - unsigned short USBVAL; - unsigned short USBINDX; - unsigned short USBLENG; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 4; - unsigned short DIR : 1; - unsigned short : 2; - unsigned short SHTNAK : 1; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short SHTNAK : 1; - unsigned short : 2; - unsigned short DIR : 1; - unsigned short : 4; -#endif - } BIT; - } DCPCFG; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short MXPS : 7; - unsigned short : 5; - unsigned short DEVSEL : 4; -#else - unsigned short DEVSEL : 4; - unsigned short : 5; - unsigned short MXPS : 7; -#endif - } BIT; - } DCPMAXP; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short CCPL : 1; - unsigned short : 2; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short : 2; - unsigned short SUREQCLR : 1; - unsigned short : 2; - unsigned short SUREQ : 1; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short SUREQ : 1; - unsigned short : 2; - unsigned short SUREQCLR : 1; - unsigned short : 2; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 2; - unsigned short CCPL : 1; - unsigned short PID : 2; -#endif - } BIT; - } DCPCTR; - char wk11[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PIPESEL : 4; - unsigned short : 12; -#else - unsigned short : 12; - unsigned short PIPESEL : 4; -#endif - } BIT; - } PIPESEL; - char wk12[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short EPNUM : 4; - unsigned short DIR : 1; - unsigned short : 2; - unsigned short SHTNAK : 1; - unsigned short : 1; - unsigned short DBLB : 1; - unsigned short BFRE : 1; - unsigned short : 3; - unsigned short TYPE : 2; -#else - unsigned short TYPE : 2; - unsigned short : 3; - unsigned short BFRE : 1; - unsigned short DBLB : 1; - unsigned short : 1; - unsigned short SHTNAK : 1; - unsigned short : 2; - unsigned short DIR : 1; - unsigned short EPNUM : 4; -#endif - } BIT; - } PIPECFG; - char wk13[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short MXPS : 9; - unsigned short : 3; - unsigned short DEVSEL : 4; -#else - unsigned short DEVSEL : 4; - unsigned short : 3; - unsigned short MXPS : 9; -#endif - } BIT; - } PIPEMAXP; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short IITV : 3; - unsigned short : 9; - unsigned short IFIS : 1; - unsigned short : 3; -#else - unsigned short : 3; - unsigned short IFIS : 1; - unsigned short : 9; - unsigned short IITV : 3; -#endif - } BIT; - } PIPEPERI; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short : 3; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short ACLRM : 1; - unsigned short ATREPM : 1; - unsigned short : 3; - unsigned short INBUFM : 1; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short INBUFM : 1; - unsigned short : 3; - unsigned short ATREPM : 1; - unsigned short ACLRM : 1; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 3; - unsigned short PID : 2; -#endif - } BIT; - } PIPE1CTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short : 3; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short ACLRM : 1; - unsigned short ATREPM : 1; - unsigned short : 3; - unsigned short INBUFM : 1; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short INBUFM : 1; - unsigned short : 3; - unsigned short ATREPM : 1; - unsigned short ACLRM : 1; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 3; - unsigned short PID : 2; -#endif - } BIT; - } PIPE2CTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short : 3; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short ACLRM : 1; - unsigned short ATREPM : 1; - unsigned short : 3; - unsigned short INBUFM : 1; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short INBUFM : 1; - unsigned short : 3; - unsigned short ATREPM : 1; - unsigned short ACLRM : 1; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 3; - unsigned short PID : 2; -#endif - } BIT; - } PIPE3CTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short : 3; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short ACLRM : 1; - unsigned short ATREPM : 1; - unsigned short : 3; - unsigned short INBUFM : 1; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short INBUFM : 1; - unsigned short : 3; - unsigned short ATREPM : 1; - unsigned short ACLRM : 1; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 3; - unsigned short PID : 2; -#endif - } BIT; - } PIPE4CTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short : 3; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short ACLRM : 1; - unsigned short ATREPM : 1; - unsigned short : 3; - unsigned short INBUFM : 1; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short INBUFM : 1; - unsigned short : 3; - unsigned short ATREPM : 1; - unsigned short ACLRM : 1; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 3; - unsigned short PID : 2; -#endif - } BIT; - } PIPE5CTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short : 3; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short ACLRM : 1; - unsigned short : 5; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short : 5; - unsigned short ACLRM : 1; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 3; - unsigned short PID : 2; -#endif - } BIT; - } PIPE6CTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short : 3; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short ACLRM : 1; - unsigned short : 5; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short : 5; - unsigned short ACLRM : 1; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 3; - unsigned short PID : 2; -#endif - } BIT; - } PIPE7CTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short : 3; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short ACLRM : 1; - unsigned short : 5; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short : 5; - unsigned short ACLRM : 1; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 3; - unsigned short PID : 2; -#endif - } BIT; - } PIPE8CTR; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short PID : 2; - unsigned short : 3; - unsigned short PBUSY : 1; - unsigned short SQMON : 1; - unsigned short SQSET : 1; - unsigned short SQCLR : 1; - unsigned short ACLRM : 1; - unsigned short : 5; - unsigned short BSTS : 1; -#else - unsigned short BSTS : 1; - unsigned short : 5; - unsigned short ACLRM : 1; - unsigned short SQCLR : 1; - unsigned short SQSET : 1; - unsigned short SQMON : 1; - unsigned short PBUSY : 1; - unsigned short : 3; - unsigned short PID : 2; -#endif - } BIT; - } PIPE9CTR; - char wk14[14]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short TRCLR : 1; - unsigned short TRENB : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short TRENB : 1; - unsigned short TRCLR : 1; - unsigned short : 8; -#endif - } BIT; - } PIPE1TRE; - unsigned short PIPE1TRN; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short TRCLR : 1; - unsigned short TRENB : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short TRENB : 1; - unsigned short TRCLR : 1; - unsigned short : 8; -#endif - } BIT; - } PIPE2TRE; - unsigned short PIPE2TRN; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short TRCLR : 1; - unsigned short TRENB : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short TRENB : 1; - unsigned short TRCLR : 1; - unsigned short : 8; -#endif - } BIT; - } PIPE3TRE; - unsigned short PIPE3TRN; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short TRCLR : 1; - unsigned short TRENB : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short TRENB : 1; - unsigned short TRCLR : 1; - unsigned short : 8; -#endif - } BIT; - } PIPE4TRE; - unsigned short PIPE4TRN; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 8; - unsigned short TRCLR : 1; - unsigned short TRENB : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short TRENB : 1; - unsigned short TRCLR : 1; - unsigned short : 8; -#endif - } BIT; - } PIPE5TRE; - unsigned short PIPE5TRN; - char wk15[12]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short RPDME0 : 1; - unsigned short IDPSRCE0 : 1; - unsigned short IDMSINKE0 : 1; - unsigned short VDPSRCE0 : 1; - unsigned short IDPSINKE0 : 1; - unsigned short VDMSRCE0 : 1; - unsigned short : 1; - unsigned short BATCHGE0 : 1; - unsigned short CHGDETSTS0 : 1; - unsigned short PDDETSTS0 : 1; - unsigned short : 6; -#else - unsigned short : 6; - unsigned short PDDETSTS0 : 1; - unsigned short CHGDETSTS0 : 1; - unsigned short BATCHGE0 : 1; - unsigned short : 1; - unsigned short VDMSRCE0 : 1; - unsigned short IDPSINKE0 : 1; - unsigned short VDPSRCE0 : 1; - unsigned short IDMSINKE0 : 1; - unsigned short IDPSRCE0 : 1; - unsigned short RPDME0 : 1; -#endif - } BIT; - } USBBCCTRL0; - char wk16[26]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short VDDUSBE : 1; - unsigned short : 15; -#else - unsigned short : 15; - unsigned short VDDUSBE : 1; -#endif - } BIT; - } USBMC; - char wk17[2]; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 6; - unsigned short USBSPD : 2; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short USBSPD : 2; - unsigned short : 6; -#endif - } BIT; - } DEVADD0; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 6; - unsigned short USBSPD : 2; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short USBSPD : 2; - unsigned short : 6; -#endif - } BIT; - } DEVADD1; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 6; - unsigned short USBSPD : 2; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short USBSPD : 2; - unsigned short : 6; -#endif - } BIT; - } DEVADD2; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 6; - unsigned short USBSPD : 2; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short USBSPD : 2; - unsigned short : 6; -#endif - } BIT; - } DEVADD3; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 6; - unsigned short USBSPD : 2; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short USBSPD : 2; - unsigned short : 6; -#endif - } BIT; - } DEVADD4; - union { - unsigned short WORD; - struct { - -#ifdef __RX_LITTLE_ENDIAN__ - unsigned short : 6; - unsigned short USBSPD : 2; - unsigned short : 8; -#else - unsigned short : 8; - unsigned short USBSPD : 2; - unsigned short : 6; -#endif - } BIT; - } DEVADD5; -}; - -enum enum_ir { -IR_BSC_BUSERR=16,IR_FCU_FRDYI=23, -IR_ICU_SWINT=27, -IR_CMT0_CMI0, -IR_CMT1_CMI1, -IR_CMT2_CMI2, -IR_CMT3_CMI3, -IR_CAC_FERRF,IR_CAC_MENDF,IR_CAC_OVFF, -IR_USB0_D0FIFO0=36,IR_USB0_D1FIFO0,IR_USB0_USBI0, -IR_RSPI0_SPEI0=44,IR_RSPI0_SPRI0,IR_RSPI0_SPTI0,IR_RSPI0_SPII0, -IR_DOC_DOPCF=57, -IR_CMPB_CMPB0,IR_CMPB_CMPB1, -IR_CTSU_CTSUWR,IR_CTSU_CTSURD,IR_CTSU_CTSUFN, -IR_RTC_CUP, -IR_ICU_IRQ0,IR_ICU_IRQ1,IR_ICU_IRQ2,IR_ICU_IRQ3,IR_ICU_IRQ4,IR_ICU_IRQ5,IR_ICU_IRQ6,IR_ICU_IRQ7, -IR_ELC_ELSR8I=80, -IR_LVD_LVD1=88,IR_LVD_LVD2, -IR_USB0_USBR0, -IR_RTC_ALM=92,IR_RTC_PRD, -IR_S12AD_S12ADI0=102,IR_S12AD_GBADI, -IR_ELC_ELSR18I=106, -IR_SSI0_SSIF0=108,IR_SSI0_SSIRXI0,IR_SSI0_SSITXI0, -IR_MTU0_TGIA0=114,IR_MTU0_TGIB0,IR_MTU0_TGIC0,IR_MTU0_TGID0,IR_MTU0_TCIV0,IR_MTU0_TGIE0,IR_MTU0_TGIF0, -IR_MTU1_TGIA1,IR_MTU1_TGIB1,IR_MTU1_TCIV1,IR_MTU1_TCIU1, -IR_MTU2_TGIA2,IR_MTU2_TGIB2,IR_MTU2_TCIV2,IR_MTU2_TCIU2, -IR_MTU3_TGIA3,IR_MTU3_TGIB3,IR_MTU3_TGIC3,IR_MTU3_TGID3,IR_MTU3_TCIV3, -IR_MTU4_TGIA4,IR_MTU4_TGIB4,IR_MTU4_TGIC4,IR_MTU4_TGID4,IR_MTU4_TCIV4, -IR_MTU5_TGIU5,IR_MTU5_TGIV5,IR_MTU5_TGIW5, -IR_POE_OEI1=170,IR_POE_OEI2, -IR_TMR0_CMIA0=174,IR_TMR0_CMIB0,IR_TMR0_OVI0, -IR_TMR1_CMIA1,IR_TMR1_CMIB1,IR_TMR1_OVI1, -IR_TMR2_CMIA2,IR_TMR2_CMIB2,IR_TMR2_OVI2, -IR_TMR3_CMIA3,IR_TMR3_CMIB3,IR_TMR3_OVI3, -IR_SCI2_ERI2,IR_SCI2_RXI2,IR_SCI2_TXI2,IR_SCI2_TEI2, -IR_SCI0_ERI0=214,IR_SCI0_RXI0,IR_SCI0_TXI0,IR_SCI0_TEI0, -IR_SCI1_ERI1,IR_SCI1_RXI1,IR_SCI1_TXI1,IR_SCI1_TEI1, -IR_SCI5_ERI5,IR_SCI5_RXI5,IR_SCI5_TXI5,IR_SCI5_TEI5, -IR_SCI6_ERI6,IR_SCI6_RXI6,IR_SCI6_TXI6,IR_SCI6_TEI6, -IR_SCI8_ERI8,IR_SCI8_RXI8,IR_SCI8_TXI8,IR_SCI8_TEI8, -IR_SCI9_ERI9,IR_SCI9_RXI9,IR_SCI9_TXI9,IR_SCI9_TEI9, -IR_SCI12_ERI12,IR_SCI12_RXI12,IR_SCI12_TXI12,IR_SCI12_TEI12,IR_SCI12_SCIX0,IR_SCI12_SCIX1,IR_SCI12_SCIX2,IR_SCI12_SCIX3, -IR_RIIC0_EEI0,IR_RIIC0_RXI0,IR_RIIC0_TXI0,IR_RIIC0_TEI0 -}; - -enum enum_dtce { -DTCE_ICU_SWINT=27, -DTCE_CMT0_CMI0, -DTCE_CMT1_CMI1, -DTCE_CMT2_CMI2, -DTCE_CMT3_CMI3, -DTCE_USB0_D0FIFO0=36,DTCE_USB0_D1FIFO0, -DTCE_RSPI0_SPRI0=45,DTCE_RSPI0_SPTI0, -DTCE_CMPB_CMPB0=58,DTCE_CMPB_CMPB1, -DTCE_CTSU_CTSUWR,DTCE_CTSU_CTSURD, -DTCE_ICU_IRQ0=64,DTCE_ICU_IRQ1,DTCE_ICU_IRQ2,DTCE_ICU_IRQ3,DTCE_ICU_IRQ4,DTCE_ICU_IRQ5,DTCE_ICU_IRQ6,DTCE_ICU_IRQ7, -DTCE_S12AD_S12ADI0=102,DTCE_S12AD_GBADI, -DTCE_ELC_ELSR18I=106, -DTCE_SSI0_SSIRXI0=109,DTCE_SSI0_SSITXI0, -DTCE_MTU0_TGIA0=114,DTCE_MTU0_TGIB0,DTCE_MTU0_TGIC0,DTCE_MTU0_TGID0, -DTCE_MTU1_TGIA1=121,DTCE_MTU1_TGIB1, -DTCE_MTU2_TGIA2=125,DTCE_MTU2_TGIB2, -DTCE_MTU3_TGIA3=129,DTCE_MTU3_TGIB3,DTCE_MTU3_TGIC3,DTCE_MTU3_TGID3, -DTCE_MTU4_TGIA4=134,DTCE_MTU4_TGIB4,DTCE_MTU4_TGIC4,DTCE_MTU4_TGID4,DTCE_MTU4_TCIV4, -DTCE_MTU5_TGIU5,DTCE_MTU5_TGIV5,DTCE_MTU5_TGIW5, -DTCE_TMR0_CMIA0=174,DTCE_TMR0_CMIB0, -DTCE_TMR1_CMIA1=177,DTCE_TMR1_CMIB1, -DTCE_TMR2_CMIA2=180,DTCE_TMR2_CMIB2, -DTCE_TMR3_CMIA3=183,DTCE_TMR3_CMIB3, -DTCE_SCI2_RXI2=187,DTCE_SCI2_TXI2, -DTCE_SCI0_RXI0=215,DTCE_SCI0_TXI0, -DTCE_SCI1_RXI1=219,DTCE_SCI1_TXI1, -DTCE_SCI5_RXI5=223,DTCE_SCI5_TXI5, -DTCE_SCI6_RXI6=227,DTCE_SCI6_TXI6, -DTCE_SCI8_RXI8=231,DTCE_SCI8_TXI8, -DTCE_SCI9_RXI9=235,DTCE_SCI9_TXI9, -DTCE_SCI12_RXI12=239,DTCE_SCI12_TXI12, -DTCE_RIIC0_RXI0=247,DTCE_RIIC0_TXI0 -}; - -enum enum_ier { -IER_BSC_BUSERR=0x02, -IER_FCU_FRDYI=0x02, -IER_ICU_SWINT=0x03, -IER_CMT0_CMI0=0x03, -IER_CMT1_CMI1=0x03, -IER_CMT2_CMI2=0x03, -IER_CMT3_CMI3=0x03, -IER_CAC_FERRF=0x04,IER_CAC_MENDF=0x04,IER_CAC_OVFF=0x04, -IER_USB0_D0FIFO0=0x04,IER_USB0_D1FIFO0=0x04,IER_USB0_USBI0=0x04, -IER_RSPI0_SPEI0=0x05,IER_RSPI0_SPRI0=0x05,IER_RSPI0_SPTI0=0x05,IER_RSPI0_SPII0=0x05, -IER_DOC_DOPCF=0x07, -IER_CMPB_CMPB0=0x07,IER_CMPB_CMPB1=0x07, -IER_CTSU_CTSUWR=0x07,IER_CTSU_CTSURD=0x07,IER_CTSU_CTSUFN=0x07, -IER_RTC_CUP=0x07, -IER_ICU_IRQ0=0x08,IER_ICU_IRQ1=0x08,IER_ICU_IRQ2=0x08,IER_ICU_IRQ3=0x08,IER_ICU_IRQ4=0x08,IER_ICU_IRQ5=0x08,IER_ICU_IRQ6=0x08,IER_ICU_IRQ7=0x08, -IER_ELC_ELSR8I=0x0A, -IER_LVD_LVD1=0x0B,IER_LVD_LVD2=0x0B, -IER_USB0_USBR0=0x0B, -IER_RTC_ALM=0x0B,IER_RTC_PRD=0x0B, -IER_S12AD_S12ADI0=0x0C,IER_S12AD_GBADI=0x0C, -IER_ELC_ELSR18I=0x0D, -IER_SSI0_SSIF0=0x0D,IER_SSI0_SSIRXI0=0x0D,IER_SSI0_SSITXI0=0x0D, -IER_MTU0_TGIA0=0x0E,IER_MTU0_TGIB0=0x0E,IER_MTU0_TGIC0=0x0E,IER_MTU0_TGID0=0x0E,IER_MTU0_TCIV0=0x0E,IER_MTU0_TGIE0=0x0E,IER_MTU0_TGIF0=0x0F, -IER_MTU1_TGIA1=0x0F,IER_MTU1_TGIB1=0x0F,IER_MTU1_TCIV1=0x0F,IER_MTU1_TCIU1=0x0F, -IER_MTU2_TGIA2=0x0F,IER_MTU2_TGIB2=0x0F,IER_MTU2_TCIV2=0x0F,IER_MTU2_TCIU2=0x10, -IER_MTU3_TGIA3=0x10,IER_MTU3_TGIB3=0x10,IER_MTU3_TGIC3=0x10,IER_MTU3_TGID3=0x10,IER_MTU3_TCIV3=0x10, -IER_MTU4_TGIA4=0x10,IER_MTU4_TGIB4=0x10,IER_MTU4_TGIC4=0x11,IER_MTU4_TGID4=0x11,IER_MTU4_TCIV4=0x11, -IER_MTU5_TGIU5=0x11,IER_MTU5_TGIV5=0x11,IER_MTU5_TGIW5=0x11, -IER_POE_OEI1=0x15,IER_POE_OEI2=0x15, -IER_TMR0_CMIA0=0x15,IER_TMR0_CMIB0=0x15,IER_TMR0_OVI0=0x16, -IER_TMR1_CMIA1=0x16,IER_TMR1_CMIB1=0x16,IER_TMR1_OVI1=0x16, -IER_TMR2_CMIA2=0x16,IER_TMR2_CMIB2=0x16,IER_TMR2_OVI2=0x16, -IER_TMR3_CMIA3=0x16,IER_TMR3_CMIB3=0x17,IER_TMR3_OVI3=0x17, -IER_SCI2_ERI2=0x17,IER_SCI2_RXI2=0x17,IER_SCI2_TXI2=0x17,IER_SCI2_TEI2=0x17, -IER_SCI0_ERI0=0x1A,IER_SCI0_RXI0=0x1A,IER_SCI0_TXI0=0x1B,IER_SCI0_TEI0=0x1B, -IER_SCI1_ERI1=0x1B,IER_SCI1_RXI1=0x1B,IER_SCI1_TXI1=0x1B,IER_SCI1_TEI1=0x1B, -IER_SCI5_ERI5=0x1B,IER_SCI5_RXI5=0x1B,IER_SCI5_TXI5=0x1C,IER_SCI5_TEI5=0x1C, -IER_SCI6_ERI6=0x1C,IER_SCI6_RXI6=0x1C,IER_SCI6_TXI6=0x1C,IER_SCI6_TEI6=0x1C, -IER_SCI8_ERI8=0x1C,IER_SCI8_RXI8=0x1C,IER_SCI8_TXI8=0x1D,IER_SCI8_TEI8=0x1D, -IER_SCI9_ERI9=0x1D,IER_SCI9_RXI9=0x1D,IER_SCI9_TXI9=0x1D,IER_SCI9_TEI9=0x1D, -IER_SCI12_ERI12=0x1D,IER_SCI12_RXI12=0x1D,IER_SCI12_TXI12=0x1E,IER_SCI12_TEI12=0x1E,IER_SCI12_SCIX0=0x1E,IER_SCI12_SCIX1=0x1E,IER_SCI12_SCIX2=0x1E,IER_SCI12_SCIX3=0x1E, -IER_RIIC0_EEI0=0x1E,IER_RIIC0_RXI0=0x1E,IER_RIIC0_TXI0=0x1F,IER_RIIC0_TEI0=0x1F -}; - -enum enum_ipr { -IPR_BSC_BUSERR=0, -IPR_FCU_FRDYI=2, -IPR_ICU_SWINT=3, -IPR_CMT0_CMI0=4, -IPR_CMT1_CMI1=5, -IPR_CMT2_CMI2=6, -IPR_CMT3_CMI3=7, -IPR_CAC_FERRF=32,IPR_CAC_MENDF=33,IPR_CAC_OVFF=34, -IPR_USB0_D0FIFO0=36,IPR_USB0_D1FIFO0=37,IPR_USB0_USBI0=38, -IPR_RSPI0_SPEI0=44,IPR_RSPI0_SPRI0=44,IPR_RSPI0_SPTI0=44,IPR_RSPI0_SPII0=44, -IPR_DOC_DOPCF=57, -IPR_CMPB_CMPB0=58,IPR_CMPB_CMPB1=59, -IPR_CTSU_CTSUWR=60,IPR_CTSU_CTSURD=60,IPR_CTSU_CTSUFN=60, -IPR_RTC_CUP=63, -IPR_ICU_IRQ0=64,IPR_ICU_IRQ1=65,IPR_ICU_IRQ2=66,IPR_ICU_IRQ3=67,IPR_ICU_IRQ4=68,IPR_ICU_IRQ5=69,IPR_ICU_IRQ6=70,IPR_ICU_IRQ7=71, -IPR_ELC_ELSR8I=80, -IPR_LVD_LVD1=88,IPR_LVD_LVD2=89, -IPR_USB0_USBR0=90, -IPR_RTC_ALM=92,IPR_RTC_PRD=93, -IPR_S12AD_S12ADI0=102,IPR_S12AD_GBADI=103, -IPR_ELC_ELSR18I=106, -IPR_SSI0_SSIF0=108,IPR_SSI0_SSIRXI0=108,IPR_SSI0_SSITXI0=108, -IPR_MTU0_TGIA0=114,IPR_MTU0_TGIB0=114,IPR_MTU0_TGIC0=114,IPR_MTU0_TGID0=114,IPR_MTU0_TCIV0=118,IPR_MTU0_TGIE0=118,IPR_MTU0_TGIF0=118, -IPR_MTU1_TGIA1=121,IPR_MTU1_TGIB1=121,IPR_MTU1_TCIV1=123,IPR_MTU1_TCIU1=123, -IPR_MTU2_TGIA2=125,IPR_MTU2_TGIB2=125,IPR_MTU2_TCIV2=127,IPR_MTU2_TCIU2=127, -IPR_MTU3_TGIA3=129,IPR_MTU3_TGIB3=129,IPR_MTU3_TGIC3=129,IPR_MTU3_TGID3=129,IPR_MTU3_TCIV3=133, -IPR_MTU4_TGIA4=134,IPR_MTU4_TGIB4=134,IPR_MTU4_TGIC4=134,IPR_MTU4_TGID4=134,IPR_MTU4_TCIV4=138, -IPR_MTU5_TGIU5=139,IPR_MTU5_TGIV5=139,IPR_MTU5_TGIW5=139, -IPR_POE_OEI1=170,IPR_POE_OEI2=171, -IPR_TMR0_CMIA0=174,IPR_TMR0_CMIB0=174,IPR_TMR0_OVI0=174, -IPR_TMR1_CMIA1=177,IPR_TMR1_CMIB1=177,IPR_TMR1_OVI1=177, -IPR_TMR2_CMIA2=180,IPR_TMR2_CMIB2=180,IPR_TMR2_OVI2=180, -IPR_TMR3_CMIA3=183,IPR_TMR3_CMIB3=183,IPR_TMR3_OVI3=183, -IPR_SCI2_ERI2=186,IPR_SCI2_RXI2=186,IPR_SCI2_TXI2=186,IPR_SCI2_TEI2=186, -IPR_SCI0_ERI0=214,IPR_SCI0_RXI0=214,IPR_SCI0_TXI0=214,IPR_SCI0_TEI0=214, -IPR_SCI1_ERI1=218,IPR_SCI1_RXI1=218,IPR_SCI1_TXI1=218,IPR_SCI1_TEI1=218, -IPR_SCI5_ERI5=222,IPR_SCI5_RXI5=222,IPR_SCI5_TXI5=222,IPR_SCI5_TEI5=222, -IPR_SCI6_ERI6=226,IPR_SCI6_RXI6=226,IPR_SCI6_TXI6=226,IPR_SCI6_TEI6=226, -IPR_SCI8_ERI8=230,IPR_SCI8_RXI8=230,IPR_SCI8_TXI8=230,IPR_SCI8_TEI8=230, -IPR_SCI9_ERI9=234,IPR_SCI9_RXI9=234,IPR_SCI9_TXI9=234,IPR_SCI9_TEI9=234, -IPR_SCI12_ERI12=238,IPR_SCI12_RXI12=238,IPR_SCI12_TXI12=238,IPR_SCI12_TEI12=238,IPR_SCI12_SCIX0=242,IPR_SCI12_SCIX1=243,IPR_SCI12_SCIX2=244,IPR_SCI12_SCIX3=245, -IPR_RIIC0_EEI0=246,IPR_RIIC0_RXI0=247,IPR_RIIC0_TXI0=248,IPR_RIIC0_TEI0=249 -}; - -#define IEN_BSC_BUSERR IEN0 -#define IEN_FCU_FRDYI IEN7 -#define IEN_ICU_SWINT IEN3 -#define IEN_CMT0_CMI0 IEN4 -#define IEN_CMT1_CMI1 IEN5 -#define IEN_CMT2_CMI2 IEN6 -#define IEN_CMT3_CMI3 IEN7 -#define IEN_CAC_FERRF IEN0 -#define IEN_CAC_MENDF IEN1 -#define IEN_CAC_OVFF IEN2 -#define IEN_USB0_D0FIFO0 IEN4 -#define IEN_USB0_D1FIFO0 IEN5 -#define IEN_USB0_USBI0 IEN6 -#define IEN_RSPI0_SPEI0 IEN4 -#define IEN_RSPI0_SPRI0 IEN5 -#define IEN_RSPI0_SPTI0 IEN6 -#define IEN_RSPI0_SPII0 IEN7 -#define IEN_DOC_DOPCF IEN1 -#define IEN_CMPB_CMPB0 IEN2 -#define IEN_CMPB_CMPB1 IEN3 -#define IEN_CTSU_CTSUWR IEN4 -#define IEN_CTSU_CTSURD IEN5 -#define IEN_CTSU_CTSUFN IEN6 -#define IEN_RTC_CUP IEN7 -#define IEN_ICU_IRQ0 IEN0 -#define IEN_ICU_IRQ1 IEN1 -#define IEN_ICU_IRQ2 IEN2 -#define IEN_ICU_IRQ3 IEN3 -#define IEN_ICU_IRQ4 IEN4 -#define IEN_ICU_IRQ5 IEN5 -#define IEN_ICU_IRQ6 IEN6 -#define IEN_ICU_IRQ7 IEN7 -#define IEN_ELC_ELSR8I IEN0 -#define IEN_LVD_LVD1 IEN0 -#define IEN_LVD_LVD2 IEN1 -#define IEN_USB0_USBR0 IEN2 -#define IEN_RTC_ALM IEN4 -#define IEN_RTC_PRD IEN5 -#define IEN_S12AD_S12ADI0 IEN6 -#define IEN_S12AD_GBADI IEN7 -#define IEN_ELC_ELSR18I IEN2 -#define IEN_SSI0_SSIF0 IEN4 -#define IEN_SSI0_SSIRXI0 IEN5 -#define IEN_SSI0_SSITXI0 IEN6 -#define IEN_MTU0_TGIA0 IEN2 -#define IEN_MTU0_TGIB0 IEN3 -#define IEN_MTU0_TGIC0 IEN4 -#define IEN_MTU0_TGID0 IEN5 -#define IEN_MTU0_TCIV0 IEN6 -#define IEN_MTU0_TGIE0 IEN7 -#define IEN_MTU0_TGIF0 IEN0 -#define IEN_MTU1_TGIA1 IEN1 -#define IEN_MTU1_TGIB1 IEN2 -#define IEN_MTU1_TCIV1 IEN3 -#define IEN_MTU1_TCIU1 IEN4 -#define IEN_MTU2_TGIA2 IEN5 -#define IEN_MTU2_TGIB2 IEN6 -#define IEN_MTU2_TCIV2 IEN7 -#define IEN_MTU2_TCIU2 IEN0 -#define IEN_MTU3_TGIA3 IEN1 -#define IEN_MTU3_TGIB3 IEN2 -#define IEN_MTU3_TGIC3 IEN3 -#define IEN_MTU3_TGID3 IEN4 -#define IEN_MTU3_TCIV3 IEN5 -#define IEN_MTU4_TGIA4 IEN6 -#define IEN_MTU4_TGIB4 IEN7 -#define IEN_MTU4_TGIC4 IEN0 -#define IEN_MTU4_TGID4 IEN1 -#define IEN_MTU4_TCIV4 IEN2 -#define IEN_MTU5_TGIU5 IEN3 -#define IEN_MTU5_TGIV5 IEN4 -#define IEN_MTU5_TGIW5 IEN5 -#define IEN_POE_OEI1 IEN2 -#define IEN_POE_OEI2 IEN3 -#define IEN_TMR0_CMIA0 IEN6 -#define IEN_TMR0_CMIB0 IEN7 -#define IEN_TMR0_OVI0 IEN0 -#define IEN_TMR1_CMIA1 IEN1 -#define IEN_TMR1_CMIB1 IEN2 -#define IEN_TMR1_OVI1 IEN3 -#define IEN_TMR2_CMIA2 IEN4 -#define IEN_TMR2_CMIB2 IEN5 -#define IEN_TMR2_OVI2 IEN6 -#define IEN_TMR3_CMIA3 IEN7 -#define IEN_TMR3_CMIB3 IEN0 -#define IEN_TMR3_OVI3 IEN1 -#define IEN_SCI2_ERI2 IEN2 -#define IEN_SCI2_RXI2 IEN3 -#define IEN_SCI2_TXI2 IEN4 -#define IEN_SCI2_TEI2 IEN5 -#define IEN_SCI0_ERI0 IEN6 -#define IEN_SCI0_RXI0 IEN7 -#define IEN_SCI0_TXI0 IEN0 -#define IEN_SCI0_TEI0 IEN1 -#define IEN_SCI1_ERI1 IEN2 -#define IEN_SCI1_RXI1 IEN3 -#define IEN_SCI1_TXI1 IEN4 -#define IEN_SCI1_TEI1 IEN5 -#define IEN_SCI5_ERI5 IEN6 -#define IEN_SCI5_RXI5 IEN7 -#define IEN_SCI5_TXI5 IEN0 -#define IEN_SCI5_TEI5 IEN1 -#define IEN_SCI6_ERI6 IEN2 -#define IEN_SCI6_RXI6 IEN3 -#define IEN_SCI6_TXI6 IEN4 -#define IEN_SCI6_TEI6 IEN5 -#define IEN_SCI8_ERI8 IEN6 -#define IEN_SCI8_RXI8 IEN7 -#define IEN_SCI8_TXI8 IEN0 -#define IEN_SCI8_TEI8 IEN1 -#define IEN_SCI9_ERI9 IEN2 -#define IEN_SCI9_RXI9 IEN3 -#define IEN_SCI9_TXI9 IEN4 -#define IEN_SCI9_TEI9 IEN5 -#define IEN_SCI12_ERI12 IEN6 -#define IEN_SCI12_RXI12 IEN7 -#define IEN_SCI12_TXI12 IEN0 -#define IEN_SCI12_TEI12 IEN1 -#define IEN_SCI12_SCIX0 IEN2 -#define IEN_SCI12_SCIX1 IEN3 -#define IEN_SCI12_SCIX2 IEN4 -#define IEN_SCI12_SCIX3 IEN5 -#define IEN_RIIC0_EEI0 IEN6 -#define IEN_RIIC0_RXI0 IEN7 -#define IEN_RIIC0_TXI0 IEN0 -#define IEN_RIIC0_TEI0 IEN1 - -#define VECT_BSC_BUSERR 16 -#define VECT_FCU_FRDYI 23 -#define VECT_ICU_SWINT 27 -#define VECT_CMT0_CMI0 28 -#define VECT_CMT1_CMI1 29 -#define VECT_CMT2_CMI2 30 -#define VECT_CMT3_CMI3 31 -#define VECT_CAC_FERRF 32 -#define VECT_CAC_MENDF 33 -#define VECT_CAC_OVFF 34 -#define VECT_USB0_D0FIFO0 36 -#define VECT_USB0_D1FIFO0 37 -#define VECT_USB0_USBI0 38 -#define VECT_RSPI0_SPEI0 44 -#define VECT_RSPI0_SPRI0 45 -#define VECT_RSPI0_SPTI0 46 -#define VECT_RSPI0_SPII0 47 -#define VECT_DOC_DOPCF 57 -#define VECT_CMPB_CMPB0 58 -#define VECT_CMPB_CMPB1 59 -#define VECT_CTSU_CTSUWR 60 -#define VECT_CTSU_CTSURD 61 -#define VECT_CTSU_CTSUFN 62 -#define VECT_RTC_CUP 63 -#define VECT_ICU_IRQ0 64 -#define VECT_ICU_IRQ1 65 -#define VECT_ICU_IRQ2 66 -#define VECT_ICU_IRQ3 67 -#define VECT_ICU_IRQ4 68 -#define VECT_ICU_IRQ5 69 -#define VECT_ICU_IRQ6 70 -#define VECT_ICU_IRQ7 71 -#define VECT_ELC_ELSR8I 80 -#define VECT_LVD_LVD1 88 -#define VECT_LVD_LVD2 89 -#define VECT_USB0_USBR0 90 -#define VECT_RTC_ALM 92 -#define VECT_RTC_PRD 93 -#define VECT_S12AD_S12ADI0 102 -#define VECT_S12AD_GBADI 103 -#define VECT_ELC_ELSR18I 106 -#define VECT_SSI0_SSIF0 108 -#define VECT_SSI0_SSIRXI0 109 -#define VECT_SSI0_SSITXI0 110 -#define VECT_MTU0_TGIA0 114 -#define VECT_MTU0_TGIB0 115 -#define VECT_MTU0_TGIC0 116 -#define VECT_MTU0_TGID0 117 -#define VECT_MTU0_TCIV0 118 -#define VECT_MTU0_TGIE0 119 -#define VECT_MTU0_TGIF0 120 -#define VECT_MTU1_TGIA1 121 -#define VECT_MTU1_TGIB1 122 -#define VECT_MTU1_TCIV1 123 -#define VECT_MTU1_TCIU1 124 -#define VECT_MTU2_TGIA2 125 -#define VECT_MTU2_TGIB2 126 -#define VECT_MTU2_TCIV2 127 -#define VECT_MTU2_TCIU2 128 -#define VECT_MTU3_TGIA3 129 -#define VECT_MTU3_TGIB3 130 -#define VECT_MTU3_TGIC3 131 -#define VECT_MTU3_TGID3 132 -#define VECT_MTU3_TCIV3 133 -#define VECT_MTU4_TGIA4 134 -#define VECT_MTU4_TGIB4 135 -#define VECT_MTU4_TGIC4 136 -#define VECT_MTU4_TGID4 137 -#define VECT_MTU4_TCIV4 138 -#define VECT_MTU5_TGIU5 139 -#define VECT_MTU5_TGIV5 140 -#define VECT_MTU5_TGIW5 141 -#define VECT_POE_OEI1 170 -#define VECT_POE_OEI2 171 -#define VECT_TMR0_CMIA0 174 -#define VECT_TMR0_CMIB0 175 -#define VECT_TMR0_OVI0 176 -#define VECT_TMR1_CMIA1 177 -#define VECT_TMR1_CMIB1 178 -#define VECT_TMR1_OVI1 179 -#define VECT_TMR2_CMIA2 180 -#define VECT_TMR2_CMIB2 181 -#define VECT_TMR2_OVI2 182 -#define VECT_TMR3_CMIA3 183 -#define VECT_TMR3_CMIB3 184 -#define VECT_TMR3_OVI3 185 -#define VECT_SCI2_ERI2 186 -#define VECT_SCI2_RXI2 187 -#define VECT_SCI2_TXI2 188 -#define VECT_SCI2_TEI2 189 -#define VECT_SCI0_ERI0 214 -#define VECT_SCI0_RXI0 215 -#define VECT_SCI0_TXI0 216 -#define VECT_SCI0_TEI0 217 -#define VECT_SCI1_ERI1 218 -#define VECT_SCI1_RXI1 219 -#define VECT_SCI1_TXI1 220 -#define VECT_SCI1_TEI1 221 -#define VECT_SCI5_ERI5 222 -#define VECT_SCI5_RXI5 223 -#define VECT_SCI5_TXI5 224 -#define VECT_SCI5_TEI5 225 -#define VECT_SCI6_ERI6 226 -#define VECT_SCI6_RXI6 227 -#define VECT_SCI6_TXI6 228 -#define VECT_SCI6_TEI6 229 -#define VECT_SCI8_ERI8 230 -#define VECT_SCI8_RXI8 231 -#define VECT_SCI8_TXI8 232 -#define VECT_SCI8_TEI8 233 -#define VECT_SCI9_ERI9 234 -#define VECT_SCI9_RXI9 235 -#define VECT_SCI9_TXI9 236 -#define VECT_SCI9_TEI9 237 -#define VECT_SCI12_ERI12 238 -#define VECT_SCI12_RXI12 239 -#define VECT_SCI12_TXI12 240 -#define VECT_SCI12_TEI12 241 -#define VECT_SCI12_SCIX0 242 -#define VECT_SCI12_SCIX1 243 -#define VECT_SCI12_SCIX2 244 -#define VECT_SCI12_SCIX3 245 -#define VECT_RIIC0_EEI0 246 -#define VECT_RIIC0_RXI0 247 -#define VECT_RIIC0_TXI0 248 -#define VECT_RIIC0_TEI0 249 - -#define MSTP_DTC SYSTEM.MSTPCRA.BIT.MSTPA28 -#define MSTP_DA SYSTEM.MSTPCRA.BIT.MSTPA18 -#define MSTP_S12AD SYSTEM.MSTPCRA.BIT.MSTPA17 -#define MSTP_CMT0 SYSTEM.MSTPCRA.BIT.MSTPA15 -#define MSTP_CMT1 SYSTEM.MSTPCRA.BIT.MSTPA15 -#define MSTP_CMT2 SYSTEM.MSTPCRA.BIT.MSTPA14 -#define MSTP_CMT3 SYSTEM.MSTPCRA.BIT.MSTPA14 -#define MSTP_MTU SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU0 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU1 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU2 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU3 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU4 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU5 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_TMR01 SYSTEM.MSTPCRA.BIT.MSTPA5 -#define MSTP_TMR0 SYSTEM.MSTPCRA.BIT.MSTPA5 -#define MSTP_TMR1 SYSTEM.MSTPCRA.BIT.MSTPA5 -#define MSTP_TMR23 SYSTEM.MSTPCRA.BIT.MSTPA4 -#define MSTP_TMR2 SYSTEM.MSTPCRA.BIT.MSTPA4 -#define MSTP_TMR3 SYSTEM.MSTPCRA.BIT.MSTPA4 -#define MSTP_SCI0 SYSTEM.MSTPCRB.BIT.MSTPB31 -#define MSTP_SMCI0 SYSTEM.MSTPCRB.BIT.MSTPB31 -#define MSTP_SCI1 SYSTEM.MSTPCRB.BIT.MSTPB30 -#define MSTP_SMCI1 SYSTEM.MSTPCRB.BIT.MSTPB30 -#define MSTP_SCI2 SYSTEM.MSTPCRB.BIT.MSTPB29 -#define MSTP_SMCI2 SYSTEM.MSTPCRB.BIT.MSTPB29 -#define MSTP_SCI5 SYSTEM.MSTPCRB.BIT.MSTPB26 -#define MSTP_SMCI5 SYSTEM.MSTPCRB.BIT.MSTPB26 -#define MSTP_SCI6 SYSTEM.MSTPCRB.BIT.MSTPB25 -#define MSTP_SMCI6 SYSTEM.MSTPCRB.BIT.MSTPB25 -#define MSTP_CRC SYSTEM.MSTPCRB.BIT.MSTPB23 -#define MSTP_RIIC0 SYSTEM.MSTPCRB.BIT.MSTPB21 -#define MSTP_USB0 SYSTEM.MSTPCRB.BIT.MSTPB19 -#define MSTP_RSPI0 SYSTEM.MSTPCRB.BIT.MSTPB17 -#define MSTP_CMPB SYSTEM.MSTPCRB.BIT.MSTPB10 -#define MSTP_ELC SYSTEM.MSTPCRB.BIT.MSTPB9 -#define MSTP_DOC SYSTEM.MSTPCRB.BIT.MSTPB6 -#define MSTP_SCI12 SYSTEM.MSTPCRB.BIT.MSTPB4 -#define MSTP_SMCI12 SYSTEM.MSTPCRB.BIT.MSTPB4 -#define MSTP_SCI8 SYSTEM.MSTPCRC.BIT.MSTPC27 -#define MSTP_SMCI8 SYSTEM.MSTPCRC.BIT.MSTPC27 -#define MSTP_SCI9 SYSTEM.MSTPCRC.BIT.MSTPC26 -#define MSTP_SMCI9 SYSTEM.MSTPCRC.BIT.MSTPC26 -#define MSTP_IRDA SYSTEM.MSTPCRC.BIT.MSTPC20 -#define MSTP_CAC SYSTEM.MSTPCRC.BIT.MSTPC19 -#define MSTP_RAM0 SYSTEM.MSTPCRC.BIT.MSTPC0 -#define MSTP_SSI0 SYSTEM.MSTPCRD.BIT.MSTPD15 -#define MSTP_LCDC SYSTEM.MSTPCRD.BIT.MSTPD11 -#define MSTP_CTSU SYSTEM.MSTPCRD.BIT.MSTPD10 - -#define __IR( x ) ICU.IR[ IR ## x ].BIT.IR -#define _IR( x ) __IR( x ) -#define IR( x , y ) _IR( _ ## x ## _ ## y ) -#define __DTCE( x ) ICU.DTCER[ DTCE ## x ].BIT.DTCE -#define _DTCE( x ) __DTCE( x ) -#define DTCE( x , y ) _DTCE( _ ## x ## _ ## y ) -#define __IEN( x ) ICU.IER[ IER ## x ].BIT.IEN ## x -#define _IEN( x ) __IEN( x ) -#define IEN( x , y ) _IEN( _ ## x ## _ ## y ) -#define __IPR( x ) ICU.IPR[ IPR ## x ].BIT.IPR -#define _IPR( x ) __IPR( x ) -#define IPR( x , y ) _IPR( _ ## x ## _ ## y ) -#define __VECT( x ) VECT ## x -#define _VECT( x ) __VECT( x ) -#define VECT( x , y ) _VECT( _ ## x ## _ ## y ) -#define __MSTP( x ) MSTP ## x -#define _MSTP( x ) __MSTP( x ) -#define MSTP( x ) _MSTP( _ ## x ) - -#define BSC (*(volatile struct st_bsc *)0x81300) -#define CAC (*(volatile struct st_cac *)0x8B000) -#define CMPB (*(volatile struct st_cmpb *)0x8C580) -#define CMT (*(volatile struct st_cmt *)0x88000) -#define CMT0 (*(volatile struct st_cmt0 *)0x88002) -#define CMT1 (*(volatile struct st_cmt0 *)0x88008) -#define CMT2 (*(volatile struct st_cmt0 *)0x88012) -#define CMT3 (*(volatile struct st_cmt0 *)0x88018) -#define CRC (*(volatile struct st_crc *)0x88280) -#define CTSU (*(volatile struct st_ctsu *)0xA0900) -#define DA (*(volatile struct st_da *)0x88040) -#define DOC (*(volatile struct st_doc *)0x8B080) -#define DTC (*(volatile struct st_dtc *)0x82400) -#define ELC (*(volatile struct st_elc *)0x8B100) -#define FLASH (*(volatile struct st_flash *)0x7FC090) -#define ICU (*(volatile struct st_icu *)0x87000) -#define IRDA (*(volatile struct st_irda *)0x88410) -#define IWDT (*(volatile struct st_iwdt *)0x88030) -#define LCDC (*(volatile struct st_lcdc *)0xA0800) -#define LPT (*(volatile struct st_lpt *)0x800B0) -#define MPC (*(volatile struct st_mpc *)0x8C11F) -#define MTU (*(volatile struct st_mtu *)0x8860A) -#define MTU0 (*(volatile struct st_mtu0 *)0x88690) -#define MTU1 (*(volatile struct st_mtu1 *)0x88690) -#define MTU2 (*(volatile struct st_mtu2 *)0x88692) -#define MTU3 (*(volatile struct st_mtu3 *)0x88600) -#define MTU4 (*(volatile struct st_mtu4 *)0x88600) -#define MTU5 (*(volatile struct st_mtu5 *)0x88694) -#define POE (*(volatile struct st_poe *)0x88900) -#define PORT (*(volatile struct st_port *)0x8C121) -#define PORT0 (*(volatile struct st_port0 *)0x8C000) -#define PORT1 (*(volatile struct st_port1 *)0x8C001) -#define PORT2 (*(volatile struct st_port2 *)0x8C002) -#define PORT3 (*(volatile struct st_port3 *)0x8C003) -#define PORT4 (*(volatile struct st_port4 *)0x8C004) -#define PORT5 (*(volatile struct st_port5 *)0x8C005) -#define PORT9 (*(volatile struct st_port9 *)0x8C009) -#define PORTA (*(volatile struct st_porta *)0x8C00A) -#define PORTB (*(volatile struct st_portb *)0x8C00B) -#define PORTC (*(volatile struct st_portc *)0x8C00C) -#define PORTD (*(volatile struct st_portd *)0x8C00D) -#define PORTE (*(volatile struct st_porte *)0x8C00E) -#define PORTF (*(volatile struct st_portf *)0x8C00F) -#define PORTH (*(volatile struct st_porth *)0x8C051) -#define PORTJ (*(volatile struct st_portj *)0x8C012) -#define RIIC0 (*(volatile struct st_riic *)0x88300) -#define RSPI0 (*(volatile struct st_rspi *)0x88380) -#define RTC (*(volatile struct st_rtc *)0x8C400) -#define RTCB (*(volatile struct st_rtcb *)0x8C402) -#define S12AD (*(volatile struct st_s12ad *)0x89000) -#define SCI0 (*(volatile struct st_sci0 *)0x8A000) -#define SCI1 (*(volatile struct st_sci0 *)0x8A020) -#define SCI2 (*(volatile struct st_sci0 *)0x8A040) -#define SCI5 (*(volatile struct st_sci0 *)0x8A0A0) -#define SCI6 (*(volatile struct st_sci0 *)0x8A0C0) -#define SCI8 (*(volatile struct st_sci0 *)0x8A100) -#define SCI9 (*(volatile struct st_sci0 *)0x8A120) -#define SCI12 (*(volatile struct st_sci12 *)0x8B300) -#define SMCI0 (*(volatile struct st_smci *)0x8A000) -#define SMCI1 (*(volatile struct st_smci *)0x8A020) -#define SMCI2 (*(volatile struct st_smci *)0x8A040) -#define SMCI5 (*(volatile struct st_smci *)0x8A0A0) -#define SMCI6 (*(volatile struct st_smci *)0x8A0C0) -#define SMCI8 (*(volatile struct st_smci *)0x8A100) -#define SMCI9 (*(volatile struct st_smci *)0x8A120) -#define SMCI12 (*(volatile struct st_smci *)0x8B300) -#define SSI0 (*(volatile struct st_ssi *)0x8A500) -#define SYSTEM (*(volatile struct st_system *)0x80000) -#define TEMPS (*(volatile struct st_temps *)0x7FC0AC) -#define TMR0 (*(volatile struct st_tmr0 *)0x88200) -#define TMR1 (*(volatile struct st_tmr1 *)0x88201) -#define TMR2 (*(volatile struct st_tmr0 *)0x88210) -#define TMR3 (*(volatile struct st_tmr1 *)0x88211) -#define TMR01 (*(volatile struct st_tmr01 *)0x88204) -#define TMR23 (*(volatile struct st_tmr01 *)0x88214) -#define USB0 (*(volatile struct st_usb0 *)0xA0000) - -#pragma pack() -#endif - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/main.c b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/main.c deleted file mode 100644 index 9c0497643..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/main.c +++ /dev/null @@ -1,277 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -/****************************************************************************** - * This project provides two demo applications. A simple blinky style project, - * and a more comprehensive test and demo application. The - * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting (defined in this file) is used to - * select between the two. The simply blinky demo is implemented and described - * in main_blinky.c. The more comprehensive test and demo application is - * implemented and described in main_full.c. - * - * This file implements the code that is not demo specific, including the - * hardware setup, standard FreeRTOS hook functions, and the ISR hander called - * by the RTOS after interrupt entry (including nesting) has been taken care of. - * - * ENSURE TO READ THE DOCUMENTATION PAGE FOR THIS PORT AND DEMO APPLICATION ON - * THE http://www.FreeRTOS.org WEB SITE FOR FULL INFORMATION ON USING THIS DEMO - * APPLICATION, AND ITS ASSOCIATE FreeRTOS ARCHITECTURE PORT! - * - */ - -/* Scheduler include files. */ -#include "FreeRTOS.h" -#include "task.h" -#include "semphr.h" - -/* Renesas includes. */ -/* Renesas includes. */ -#include -#include "r_cg_macrodriver.h" -#include "r_cg_sci.h" - -/* Set mainCREATE_SIMPLE_BLINKY_DEMO_ONLY to one to run the simple blinky demo, -or 0 to run the more comprehensive test and demo application. */ -#define mainCREATE_SIMPLE_BLINKY_DEMO_ONLY 1 - -/*-----------------------------------------------------------*/ - -/* - * Configure the hardware as necessary to run this demo. - */ -static void prvSetupHardware( void ); - -/* - * main_blinky() is used when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 1. - * main_full() is used when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 0. - */ -#if( mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 ) - extern void main_blinky( void ); -#else - extern void main_full( void ); -#endif /* #if mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 */ - -/* Prototypes for the standard FreeRTOS callback/hook functions implemented -within this file. */ -void vApplicationMallocFailedHook( void ); -void vApplicationIdleHook( void ); -void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName ); -void vApplicationTickHook( void ); - -/*-----------------------------------------------------------*/ - -int main( void ) -{ - /* Configure the hardware ready to run the demo. */ - prvSetupHardware(); - - /* The mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting is described at the top - of this file. */ - #if( mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 ) - { - main_blinky(); - } - #else - { - main_full(); - } - #endif - - return 0; -} -/*-----------------------------------------------------------*/ - -static void prvSetupHardware( void ) -{ - /* Set up SCI1 receive buffer */ - R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); - - /* Enable SCI1 operations */ - R_SCI1_Start(); - - LED0 = LED_OFF; - LED1 = LED_OFF; - LED2 = LED_OFF; - LED3 = LED_OFF; -} -/*-----------------------------------------------------------*/ - -void vApplicationMallocFailedHook( void ) -{ - /* Called if a call to pvPortMalloc() fails because there is insufficient - free memory available in the FreeRTOS heap. pvPortMalloc() is called - internally by FreeRTOS API functions that create tasks, queues, software - timers, and semaphores. The size of the FreeRTOS heap is set by the - configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */ - - /* Force an assert. */ - configASSERT( ( volatile void * ) NULL ); -} -/*-----------------------------------------------------------*/ - -void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName ) -{ - ( void ) pcTaskName; - ( void ) pxTask; - - /* Run time stack overflow checking is performed if - configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook - function is called if a stack overflow is detected. */ - - /* Force an assert. */ - configASSERT( ( volatile void * ) NULL ); -} -/*-----------------------------------------------------------*/ - -void vApplicationIdleHook( void ) -{ -volatile size_t xFreeHeapSpace; - - /* This is just a trivial example of an idle hook. It is called on each - cycle of the idle task. It must *NOT* attempt to block. In this case the - idle task just queries the amount of FreeRTOS heap that remains. See the - memory management section on the http://www.FreeRTOS.org web site for memory - management options. If there is a lot of heap memory free then the - configTOTAL_HEAP_SIZE value in FreeRTOSConfig.h can be reduced to free up - RAM. */ - xFreeHeapSpace = xPortGetFreeHeapSize(); - - /* Remove compiler warning about xFreeHeapSpace being set but never used. */ - ( void ) xFreeHeapSpace; -} -/*-----------------------------------------------------------*/ - -void vApplicationTickHook( void ) -{ - #if mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 0 - { - extern void vFullDemoTickHook( void ); - - vFullDemoTickHook(); - } - #endif -} -/*-----------------------------------------------------------*/ - -/* The RX port uses this callback function to configure its tick interrupt. -This allows the application to choose the tick interrupt source. */ -void vApplicationSetupTimerInterrupt( void ) -{ -const uint32_t ulEnableRegisterWrite = 0xA50BUL, ulDisableRegisterWrite = 0xA500UL; - - /* Disable register write protection. */ - SYSTEM.PRCR.WORD = ulEnableRegisterWrite; - - /* Enable compare match timer 0. */ - MSTP( CMT0 ) = 0; - - /* Interrupt on compare match. */ - CMT0.CMCR.BIT.CMIE = 1; - - /* Set the compare match value. */ - CMT0.CMCOR = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / configTICK_RATE_HZ ) -1 ) / 8 ); - - /* Divide the PCLK by 8. */ - CMT0.CMCR.BIT.CKS = 0; - - /* Enable the interrupt... */ - _IEN( _CMT0_CMI0 ) = 1; - - /* ...and set its priority to the application defined kernel priority. */ - _IPR( _CMT0_CMI0 ) = configKERNEL_INTERRUPT_PRIORITY; - - /* Start the timer. */ - CMT.CMSTR0.BIT.STR0 = 1; - - /* Reneable register protection. */ - SYSTEM.PRCR.WORD = ulDisableRegisterWrite; -} -/*-----------------------------------------------------------*/ - -#ifdef __ICCRX__ - - #include - - /* Called from the C start up code when compiled with IAR. */ - #pragma diag_suppress = Pm011 - int __low_level_init(void) - #pragma diag_default = Pm011 - { - extern void R_Systeminit( void ); - - __disable_interrupt(); - R_Systeminit(); - - return (int)(1U); - } - -#endif /* __ICCRX__ */ - - - diff --git a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/rskrx113def.h b/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/rskrx113def.h deleted file mode 100644 index cd001d24a..000000000 --- a/FreeRTOS/Demo/RX113-RSK_GCC_e2studio_IAR/src/rskrx113def.h +++ /dev/null @@ -1,61 +0,0 @@ -/******************************************************************************* -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only -* intended for use with Renesas products. No other uses are authorized. This -* software is owned by Renesas Electronics Corporation and is protected under -* all applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING -* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT -* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE -* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. -* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS -* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE -* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR -* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE -* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software -* and to discontinue the availability of this software. By using this software, -* you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. -*******************************************************************************/ -/******************************************************************************* -* File Name : rskrx113def.h -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* H/W Platform : RSKRX113 -* Description : Defines macros relating to the RSK user LEDs and switches -* Creation Date: 26/08/2014 -*******************************************************************************/ - - -#ifndef RSKRX113_H -#define RSKRX113_H - -/******************************************************************************* -User Defines -*******************************************************************************/ -/* General Values */ -#define LED_ON (0) -#define LED_OFF (1) -#define SET_BIT_HIGH (1) -#define SET_BIT_LOW (0) -#define SET_BYTE_HIGH (0xFF) -#define SET_BYTE_LOW (0x00) - -/* Switches */ -#define SW1 (PORTJ.PIDR.BIT.B0) -#define SW2 (PORT3.PIDR.BIT.B2) -#define SW3 (PORT2.PIDR.BIT.B7) - -/* LED port settings */ -#define LED0 (PORT2.PODR.BIT.B2) -#define LED1 (PORT2.PODR.BIT.B3) -#define LED2 (PORT2.PODR.BIT.B4) -#define LED3 (PORT2.PODR.BIT.B5) - - -#endif - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.HardwareDebuglinker b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.HardwareDebuglinker deleted file mode 100644 index 159f1e209..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.HardwareDebuglinker +++ /dev/null @@ -1,29 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.Releaselinker b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.Releaselinker deleted file mode 100644 index cbc3b44af..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.Releaselinker +++ /dev/null @@ -1,28 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.cproject b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.cproject deleted file mode 100644 index 325ef5b13..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.cproject +++ /dev/null @@ -1,194 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.info b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.info deleted file mode 100644 index 69656f398..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.info +++ /dev/null @@ -1,6 +0,0 @@ -TOOL_CHAIN=Renesas RXC Toolchain -VERSION=v2.03.00 -TC_INSTALL=C:\devtools\Renesas\RX\2_3_0\ -VERSION_IDE= -E2STUDIO_VERSION=4.0.2.008 -ACTIVE_CONFIGURATION=HardwareDebug diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.project b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.project deleted file mode 100644 index 648ae6b1f..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.project +++ /dev/null @@ -1,232 +0,0 @@ - - - RTOSDemo - - - - - - com.renesas.cdt.core.genmakebuilder - - - - - org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder - full,incremental, - - - - - - org.eclipse.cdt.core.cnature - com.renesas.cdt.core.kpitcnature - com.renesas.cdt.core.kpitccnature - org.eclipse.cdt.managedbuilder.core.managedBuildNature - org.eclipse.cdt.managedbuilder.core.ScannerConfigNature - - - - src/FreeRTOS_Source - 2 - FREERTOS_ROOT/FreeRTOS/Source - - - src/Full_Demo/Standard_Demo_Tasks - 2 - FREERTOS_ROOT/FreeRTOS/Demo/Common/Minimal - - - src/Full_Demo/Standard_Demo_Tasks/include - 2 - FREERTOS_ROOT/FreeRTOS/Demo/Common/include - - - - - 1442828545389 - src/FreeRTOS_Source - 6 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-croutine.c - - - - 1442828574901 - src/FreeRTOS_Source/portable - 9 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-MemMang - - - - 1442828574911 - src/FreeRTOS_Source/portable - 9 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-Renesas - - - - 1442838201321 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-BlockQ.c - - - - 1442838201326 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-blocktim.c - - - - 1442838201332 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-countsem.c - - - - 1442838201337 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-death.c - - - - 1442838201342 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-dynamic.c - - - - 1442838201347 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-EventGroupsDemo.c - - - - 1442838201353 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-flop.c - - - - 1442838201358 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-GenQTest.c - - - - 1442838201363 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-IntQueue.c - - - - 1442838201367 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-IntSemTest.c - - - - 1442838201373 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-QueueOverwrite.c - - - - 1442838201377 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-recmutex.c - - - - 1442838201382 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-semtest.c - - - - 1442838201387 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-TaskNotify.c - - - - 1442838201391 - src/Full_Demo/Standard_Demo_Tasks - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-TimerDemo.c - - - - 1442832632368 - src/FreeRTOS_Source/portable/MemMang - 5 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-heap_4.c - - - - 1442828594752 - src/FreeRTOS_Source/portable/Renesas - 9 - - org.eclipse.ui.ide.multiFilter - 1.0-name-matches-false-false-RX100 - - - - - - FREERTOS_ROOT - $%7BPARENT-3-PROJECT_LOC%7D - - - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgproject.cgp b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgproject.cgp deleted file mode 100644 index b0da0aeb3..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgproject.cgp +++ /dev/null @@ -1,77326 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgprojectDatas.datas b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgprojectDatas.datas deleted file mode 100644 index 7fe712d1f..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.settings/CodeGenerator/cgprojectDatas.datas +++ /dev/null @@ -1,3 +0,0 @@ -# -#Wed Nov 19 15:44:46 GMT 2014 -CGExist=true diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.settings/Dependency_Scan_Preferences.prefs b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.settings/Dependency_Scan_Preferences.prefs deleted file mode 100644 index c52c797ff..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/.settings/Dependency_Scan_Preferences.prefs +++ /dev/null @@ -1,4 +0,0 @@ -Build\ project\ excluding\ the\ dependencies=false -Re-generate\ and\ use\ dependencies\ during\ project\ build=true -Use\ existing\ dependencies\ during\ project\ build=false -eclipse.preferences.version=1 diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/RTOSDemo HardwareDebug.launch b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/RTOSDemo HardwareDebug.launch deleted file mode 100644 index e78951892..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/RTOSDemo HardwareDebug.launch +++ /dev/null @@ -1,101 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/RTOSDemo Release.launch b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/RTOSDemo Release.launch deleted file mode 100644 index 7364a96f6..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/RTOSDemo Release.launch +++ /dev/null @@ -1,114 +0,0 @@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/custom.bat b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/custom.bat deleted file mode 100644 index e69de29bb..000000000 diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/makefile.init b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/makefile.init deleted file mode 100644 index 6e9134b91..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/makefile.init +++ /dev/null @@ -1,8 +0,0 @@ -################################################################################ -# Automatically-generated file. Do not edit! -################################################################################ - -export INC_RX=C:\devtools\Renesas\RX\2_3_0\include -export RXC_LIB=C:\devtools\Renesas\RX\2_3_0\bin -export BIN_RX=C:\devtools\Renesas\RX\2_3_0\bin -PATH := $(PATH):C:\devtools\Renesas\RX\2_3_0\bin \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Blinky_Demo/main_blinky.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Blinky_Demo/main_blinky.c deleted file mode 100644 index 9ad0a7a61..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Blinky_Demo/main_blinky.c +++ /dev/null @@ -1,235 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -/****************************************************************************** - * NOTE 1: This project provides two demo applications. A simple blinky style - * project, and a more comprehensive test and demo application. The - * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting in main.c is used to select - * between the two. See the notes on using mainCREATE_SIMPLE_BLINKY_DEMO_ONLY - * in main.c. This file implements the simply blinky style version. - * - * NOTE 2: This file only contains the source code that is specific to the - * basic demo. Generic functions, such FreeRTOS hook functions, and functions - * required to configure the hardware are defined in main.c. - ****************************************************************************** - * - * main_blinky() creates one queue, and two tasks. It then starts the - * scheduler. - * - * The Queue Send Task: - * The queue send task is implemented by the prvQueueSendTask() function in - * this file. prvQueueSendTask() sits in a loop that causes it to repeatedly - * block for 200 milliseconds, before sending the value 100 to the queue that - * was created within main_blinky(). Once the value is sent, the task loops - * back around to block for another 200 milliseconds...and so on. - * - * The Queue Receive Task: - * The queue receive task is implemented by the prvQueueReceiveTask() function - * in this file. prvQueueReceiveTask() sits in a loop where it repeatedly - * blocks on attempts to read data from the queue that was created within - * main_blinky(). When data is received, the task checks the value of the - * data, and if the value equals the expected 100, toggles an LED. The 'block - * time' parameter passed to the queue receive function specifies that the - * task should be held in the Blocked state indefinitely to wait for data to - * be available on the queue. The queue receive task will only leave the - * Blocked state when the queue send task writes to the queue. As the queue - * send task writes to the queue every 200 milliseconds, the queue receive - * task leaves the Blocked state every 200 milliseconds, and therefore toggles - * the LED every 200 milliseconds. - */ - -/* Kernel includes. */ -#include "FreeRTOS.h" -#include "task.h" -#include "semphr.h" - -/* Renesas includes. */ -#include -#include "r_cg_macrodriver.h" -#include "r_cg_userdefine.h" - -/* Priorities at which the tasks are created. */ -#define mainQUEUE_RECEIVE_TASK_PRIORITY ( tskIDLE_PRIORITY + 2 ) -#define mainQUEUE_SEND_TASK_PRIORITY ( tskIDLE_PRIORITY + 1 ) - -/* The rate at which data is sent to the queue. The 200ms value is converted -to ticks using the portTICK_PERIOD_MS constant. */ -#define mainQUEUE_SEND_FREQUENCY_MS ( 200 / portTICK_PERIOD_MS ) - -/* The number of items the queue can hold. This is 1 as the receive task -will remove items as they are added, meaning the send task should always find -the queue empty. */ -#define mainQUEUE_LENGTH ( 1 ) - -/*-----------------------------------------------------------*/ - -/* - * Called by main when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 1 in - * main.c. - */ -void main_blinky( void ); - -/* - * The tasks as described in the comments at the top of this file. - */ -static void prvQueueReceiveTask( void *pvParameters ); -static void prvQueueSendTask( void *pvParameters ); - -/*-----------------------------------------------------------*/ - -/* The queue used by both tasks. */ -static QueueHandle_t xQueue = NULL; - -/*-----------------------------------------------------------*/ - -void main_blinky( void ) -{ - /* Create the queue. */ - xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( uint32_t ) ); - - if( xQueue != NULL ) - { - /* Start the two tasks as described in the comments at the top of this - file. */ - xTaskCreate( prvQueueReceiveTask, /* The function that implements the task. */ - "Rx", /* The text name assigned to the task - for debug only as it is not used by the kernel. */ - configMINIMAL_STACK_SIZE, /* The size of the stack to allocate to the task. */ - NULL, /* The parameter passed to the task - not used in this case. */ - mainQUEUE_RECEIVE_TASK_PRIORITY, /* The priority assigned to the task. */ - NULL ); /* The task handle is not required, so NULL is passed. */ - - xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL ); - - /* Start the tasks and timer running. */ - vTaskStartScheduler(); - } - - /* If all is well, the scheduler will now be running, and the following - line will never be reached. If the following line does execute, then - there was either insufficient FreeRTOS heap memory available for the idle - and/or timer tasks to be created, or vTaskStartScheduler() was called from - User mode. See the memory management section on the FreeRTOS web site for - more details on the FreeRTOS heap http://www.freertos.org/a00111.html. The - mode from which main() is called is set in the C start up code and must be - a privileged mode (not user mode). */ - for( ;; ); -} -/*-----------------------------------------------------------*/ - -static void prvQueueSendTask( void *pvParameters ) -{ -TickType_t xNextWakeTime; -const unsigned long ulValueToSend = 100UL; - - /* Remove compiler warning about unused parameter. */ - ( void ) pvParameters; - - /* Initialise xNextWakeTime - this only needs to be done once. */ - xNextWakeTime = xTaskGetTickCount(); - - for( ;; ) - { - /* Place this task in the blocked state until it is time to run again. */ - vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS ); - - /* Send to the queue - causing the queue receive task to unblock and - toggle the LED. 0 is used as the block time so the sending operation - will not block - it shouldn't need to block as the queue should always - be empty at this point in the code. */ - xQueueSend( xQueue, &ulValueToSend, 0U ); - } -} -/*-----------------------------------------------------------*/ - -static void prvQueueReceiveTask( void *pvParameters ) -{ -unsigned long ulReceivedValue; -const unsigned long ulExpectedValue = 100UL; - - /* Remove compiler warning about unused parameter. */ - ( void ) pvParameters; - - for( ;; ) - { - /* Wait until something arrives in the queue - this task will block - indefinitely provided INCLUDE_vTaskSuspend is set to 1 in - FreeRTOSConfig.h. */ - xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY ); - - /* To get here something must have been received from the queue, but - is it the expected value? If it is, toggle the LED. */ - if( ulReceivedValue == ulExpectedValue ) - { - LED0 = !LED0; - ulReceivedValue = 0U; - } - } -} -/*-----------------------------------------------------------*/ - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/FreeRTOSConfig.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/FreeRTOSConfig.h deleted file mode 100644 index 94e4d45e0..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/FreeRTOSConfig.h +++ /dev/null @@ -1,161 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - - -#ifndef FREERTOS_CONFIG_H -#define FREERTOS_CONFIG_H - -/* Hardware specifics. */ -#include "iodefine.h" - -/*----------------------------------------------------------- - * Application specific definitions. - * - * These definitions should be adjusted for your particular hardware and - * application requirements. - * - * THESE PARAMETERS ARE DESCRIBED WITHIN THE 'CONFIGURATION' SECTION OF THE - * FreeRTOS API DOCUMENTATION AVAILABLE ON THE FreeRTOS.org WEB SITE. - * - * See http://www.freertos.org/a00110.html. - *----------------------------------------------------------*/ - -#define configUSE_PREEMPTION 1 -#define configUSE_IDLE_HOOK 0 -#define configUSE_TICK_HOOK 1 -#define configCPU_CLOCK_HZ ( 32000000 ) /* Set in mcu_info.h. */ -#define configPERIPHERAL_CLOCK_HZ ( 32000000 ) /* Set in muc_info.h. */ -#define configTICK_RATE_HZ ( ( TickType_t ) 1000 ) -#define configMINIMAL_STACK_SIZE ( ( unsigned short ) 100 ) -#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 45 * 1024 ) ) -#define configMAX_TASK_NAME_LEN ( 12 ) -#define configUSE_TRACE_FACILITY 1 -#define configUSE_16_BIT_TICKS 0 -#define configIDLE_SHOULD_YIELD 1 -#define configUSE_CO_ROUTINES 0 -#define configUSE_MUTEXES 1 -#define configGENERATE_RUN_TIME_STATS 0 -#define configCHECK_FOR_STACK_OVERFLOW 2 -#define configUSE_RECURSIVE_MUTEXES 1 -#define configQUEUE_REGISTRY_SIZE 0 -#define configUSE_MALLOC_FAILED_HOOK 0 -#define configUSE_APPLICATION_TASK_TAG 0 -#define configUSE_COUNTING_SEMAPHORES 1 - -#define configMAX_PRIORITIES ( 7 ) -#define configMAX_CO_ROUTINE_PRIORITIES ( 2 ) - -/* Software timer definitions. */ -#define configUSE_TIMERS 1 -#define configTIMER_TASK_PRIORITY ( 3 ) -#define configTIMER_QUEUE_LENGTH 5 -#define configTIMER_TASK_STACK_DEPTH ( configMINIMAL_STACK_SIZE ) - -/* The interrupt priority used by the kernel itself for the tick interrupt and -the pended interrupt. This would normally be the lowest priority. */ -#define configKERNEL_INTERRUPT_PRIORITY 1 - -/* The maximum interrupt priority from which FreeRTOS API calls can be made. -Interrupts that use a priority above this will not be effected by anything the -kernel is doing. */ -#define configMAX_SYSCALL_INTERRUPT_PRIORITY 4 - -/* Set the following definitions to 1 to include the API function, or zero -to exclude the API function. */ - -#define INCLUDE_vTaskPrioritySet 1 -#define INCLUDE_uxTaskPriorityGet 1 -#define INCLUDE_vTaskDelete 1 -#define INCLUDE_vTaskCleanUpResources 0 -#define INCLUDE_vTaskSuspend 1 -#define INCLUDE_vTaskDelayUntil 1 -#define INCLUDE_vTaskDelay 1 -#define INCLUDE_uxTaskGetStackHighWaterMark 1 -#define INCLUDE_xTaskGetSchedulerState 1 -#define INCLUDE_eTaskGetState 1 -#define INCLUDE_xTimerPendFunctionCall 1 - -#define configASSERT( x ) if( ( x ) == 0 ) { taskDISABLE_INTERRUPTS(); for( ;; ); } - -/* The configPRE_SLEEP_PROCESSING() and configPOST_SLEEP_PROCESSING() macros -allow the application writer to add additional code before and after the MCU is -placed into the low power state respectively. The implementations provided in -this demo can be extended to save even more power - for example the analog -input used by the low power demo could be switched off in the pre-sleep macro -and back on again in the post sleep macro. */ -void vPreSleepProcessing( unsigned long xExpectedIdleTime ); -void vPostSleepProcessing( unsigned long xExpectedIdleTime ); -#define configPRE_SLEEP_PROCESSING( xExpectedIdleTime ) vPreSleepProcessing( xExpectedIdleTime ); -#define configPOST_SLEEP_PROCESSING( xExpectedIdleTime ) vPostSleepProcessing( xExpectedIdleTime ); - -/* configTICK_VECTOR must be set to the interrupt vector used by the peripheral -that generates the tick interrupt. */ -#define configTICK_VECTOR VECT_CMT0_CMI0 - -#endif /* FREERTOS_CONFIG_H */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.c deleted file mode 100644 index e7dffe6e3..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.c +++ /dev/null @@ -1,162 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -/* - * This file contains the non-portable and therefore RX62N specific parts of - * the IntQueue standard demo task - namely the configuration of the timers - * that generate the interrupts and the interrupt entry points. - */ - -/* Scheduler includes. */ -#include "FreeRTOS.h" -#include "task.h" - -/* Demo includes. */ -#include "IntQueueTimer.h" -#include "IntQueue.h" - -/* Hardware specifics. */ -#include "iodefine.h" - -#define tmrTIMER_0_1_FREQUENCY ( 2000UL ) -#define tmrTIMER_2_3_FREQUENCY ( 2407UL ) - -void vInitialiseTimerForIntQueueTest( void ) -{ - /* Ensure interrupts do not start until full configuration is complete. */ - portENTER_CRITICAL(); - { - SYSTEM.PRCR.WORD = 0xa502; - - /* Cascade two 8bit timer channels to generate the interrupts. - 8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are - utilised for this test. */ - - /* Enable the timers. */ - SYSTEM.MSTPCRA.BIT.MSTPA5 = 0; - SYSTEM.MSTPCRA.BIT.MSTPA4 = 0; - - /* Enable compare match A interrupt request. */ - TMR0.TCR.BIT.CMIEA = 1; - TMR2.TCR.BIT.CMIEA = 1; - - /* Clear the timer on compare match A. */ - TMR0.TCR.BIT.CCLR = 1; - TMR2.TCR.BIT.CCLR = 1; - - /* Set the compare match value. */ - TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); - TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 ); - - /* 16 bit operation ( count from timer 1,2 ). */ - TMR0.TCCR.BIT.CSS = 3; - TMR2.TCCR.BIT.CSS = 3; - - /* Use PCLK as the input. */ - TMR1.TCCR.BIT.CSS = 1; - TMR3.TCCR.BIT.CSS = 1; - - /* Divide PCLK by 8. */ - TMR1.TCCR.BIT.CKS = 2; - TMR3.TCCR.BIT.CKS = 2; - - /* Enable TMR 0, 2 interrupts. */ - TMR0.TCR.BIT.CMIEA = 1; - TMR2.TCR.BIT.CMIEA = 1; - - /* Set interrupt priority and enable. */ - IPR( TMR0, CMIA0 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1; - IR( TMR0, CMIA0 ) = 0U; - IEN( TMR0, CMIA0 ) = 1U; - - /* Do the same for TMR2, but to vector 129. */ - IPR( TMR2, CMIA2 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 2; - IR( TMR2, CMIA2 ) = 0U; - IEN( TMR2, CMIA2 ) = 1U; - } - portEXIT_CRITICAL(); -} -/*-----------------------------------------------------------*/ - -#pragma interrupt r_tmr_cmia0_interrupt(vect=VECT(TMR0,CMIA0)) -void r_tmr_cmia0_interrupt( void ) -{ - portYIELD_FROM_ISR( xFirstTimerHandler() ); -} -/*-----------------------------------------------------------*/ - -#pragma interrupt r_tmr_cmia2_interrupt(vect=VECT(TMR2,CMIA2)) -void r_tmr_cmia2_interrupt( void ) -{ - portYIELD_FROM_ISR( xSecondTimerHandler() ); -} - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.h deleted file mode 100644 index fcf9f8c1f..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Full_Demo/IntQueueTimer.h +++ /dev/null @@ -1,78 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -#ifndef INT_QUEUE_TIMER_H -#define INT_QUEUE_TIMER_H - -void vInitialiseTimerForIntQueueTest( void ); -portBASE_TYPE xTimer0Handler( void ); -portBASE_TYPE xTimer1Handler( void ); - -#endif - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Full_Demo/main_full.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Full_Demo/main_full.c deleted file mode 100644 index 859a90cac..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Full_Demo/main_full.c +++ /dev/null @@ -1,665 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -/****************************************************************************** - * NOTE 1: This project provides two demo applications. A simple blinky - * style project, and a more comprehensive test and demo application. The - * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting in main.c is used to - * select between the two. See the notes on using - * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY in main.c. This file implements the - * comprehensive version. - * - * NOTE 2: This file only contains the source code that is specific to the - * full demo. Generic functions, such FreeRTOS hook functions, and functions - * required to configure the hardware, are defined in main.c. - * - ****************************************************************************** - * - * main_full() creates all the demo application tasks and software timers, then - * starts the scheduler. The web documentation provides more details of the - * standard demo application tasks, which provide no particular functionality, - * but do provide a good example of how to use the FreeRTOS API. - * - * In addition to the standard demo tasks, the following tasks and tests are - * defined and/or created within this file: - * - * "Reg test" tasks - These fill both the core and floating point registers with - * known values, then check that each register maintains its expected value for - * the lifetime of the task. Each task uses a different set of values. The reg - * test tasks execute with a very low priority, so get preempted very - * frequently. A register containing an unexpected value is indicative of an - * error in the context switching mechanism. - * - * "Check" task - The check task period is initially set to three seconds. The - * task checks that all the standard demo tasks, and the register check tasks, - * are not only still executing, but are executing without reporting any errors. - * If the check task discovers that a task has either stalled, or reported an - * error, then it changes its own execution period from the initial three - * seconds, to just 200ms. The check task also toggles an LED each time it is - * called. This provides a visual indication of the system status: If the LED - * toggles every three seconds, then no issues have been discovered. If the LED - * toggles every 200ms, then an issue has been discovered with at least one - * task. - */ - -/* Standard includes. */ -#include - -/* Kernel includes. */ -#include "FreeRTOS.h" -#include "task.h" -#include "timers.h" -#include "semphr.h" - -/* Standard demo application includes. */ -#include "semtest.h" -#include "dynamic.h" -#include "BlockQ.h" -#include "blocktim.h" -#include "countsem.h" -#include "GenQTest.h" -#include "recmutex.h" -#include "death.h" -#include "partest.h" -#include "comtest2.h" -#include "serial.h" -#include "TimerDemo.h" -#include "QueueOverwrite.h" -#include "IntQueue.h" -#include "EventGroupsDemo.h" -#include "TaskNotify.h" -#include "IntSemTest.h" - -/* Renesas includes. */ -#include -#include "r_cg_macrodriver.h" -#include "r_cg_userdefine.h" - -/* Priorities for the demo application tasks. */ -#define mainSEM_TEST_PRIORITY ( tskIDLE_PRIORITY + 1UL ) -#define mainBLOCK_Q_PRIORITY ( tskIDLE_PRIORITY + 2UL ) -#define mainCREATOR_TASK_PRIORITY ( tskIDLE_PRIORITY + 3UL ) -#define mainUART_COMMAND_CONSOLE_STACK_SIZE ( configMINIMAL_STACK_SIZE * 3UL ) -#define mainCOM_TEST_TASK_PRIORITY ( tskIDLE_PRIORITY + 2 ) -#define mainCHECK_TASK_PRIORITY ( configMAX_PRIORITIES - 1 ) -#define mainQUEUE_OVERWRITE_PRIORITY ( tskIDLE_PRIORITY ) - -/* The priority used by the UART command console task. */ -#define mainUART_COMMAND_CONSOLE_TASK_PRIORITY ( configMAX_PRIORITIES - 2 ) - -/* A block time of zero simply means "don't block". */ -#define mainDONT_BLOCK ( 0UL ) - -/* The period after which the check timer will expire, in ms, provided no errors -have been reported by any of the standard demo tasks. ms are converted to the -equivalent in ticks using the portTICK_PERIOD_MS constant. */ -#define mainNO_ERROR_CHECK_TASK_PERIOD ( 3000UL / portTICK_PERIOD_MS ) - -/* The period at which the check timer will expire, in ms, if an error has been -reported in one of the standard demo tasks. ms are converted to the equivalent -in ticks using the portTICK_PERIOD_MS constant. */ -#define mainERROR_CHECK_TASK_PERIOD ( 200UL / portTICK_PERIOD_MS ) - -/* Parameters that are passed into the register check tasks solely for the -purpose of ensuring parameters are passed into tasks correctly. */ -#define mainREG_TEST_1_PARAMETER ( ( void * ) 0x12121212UL ) -#define mainREG_TEST_2_PARAMETER ( ( void * ) 0x12345678UL ) - -/* The base period used by the timer test tasks. */ -#define mainTIMER_TEST_PERIOD ( 50 ) - -/*-----------------------------------------------------------*/ - -/* - * Entry point for the comprehensive demo (as opposed to the simple blinky - * demo). - */ -void main_full( void ); - -/* - * The full demo includes some functionality called from the tick hook. - */ -void vFullDemoTickHook( void ); - - /* - * The check task, as described at the top of this file. - */ -static void prvCheckTask( void *pvParameters ); - -/* - * Register check tasks, and the tasks used to write over and check the contents - * of the registers, as described at the top of this file. The nature of these - * files necessitates that they are written in assembly, but the entry points - * are kept in the C file for the convenience of checking the task parameter. - */ -static void prvRegTest1Task( void *pvParameters ); -static void prvRegTest2Task( void *pvParameters ); -static void prvRegTest1Implementation( void ); -static void prvRegTest2Implementation( void ); - -/* - * A high priority task that does nothing other than execute at a pseudo random - * time to ensure the other test tasks don't just execute in a repeating - * pattern. - */ -static void prvPseudoRandomiser( void *pvParameters ); - -/*-----------------------------------------------------------*/ - -/* The following two variables are used to communicate the status of the -register check tasks to the check task. If the variables keep incrementing, -then the register check tasks have not discovered any errors. If a variable -stops incrementing, then an error has been found. */ -volatile unsigned long ulRegTest1LoopCounter = 0UL, ulRegTest2LoopCounter = 0UL; - -/* String for display in the web server. It is set to an error message if the -check task detects an error. */ -const char *pcStatusMessage = "All tasks running without error"; -/*-----------------------------------------------------------*/ - -void main_full( void ) -{ - /* Start all the other standard demo/test tasks. They have no particular - functionality, but do demonstrate how to use the FreeRTOS API and test the - kernel port. */ - vStartInterruptQueueTasks(); - vStartDynamicPriorityTasks(); - vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY ); - vCreateBlockTimeTasks(); - vStartCountingSemaphoreTasks(); - vStartGenericQueueTasks( tskIDLE_PRIORITY ); - vStartRecursiveMutexTasks(); - vStartSemaphoreTasks( mainSEM_TEST_PRIORITY ); - vStartTimerDemoTask( mainTIMER_TEST_PERIOD ); - vStartQueueOverwriteTask( mainQUEUE_OVERWRITE_PRIORITY ); - vStartEventGroupTasks(); - vStartTaskNotifyTask(); - vStartInterruptSemaphoreTasks(); - - /* Create the register check tasks, as described at the top of this file */ - xTaskCreate( prvRegTest1Task, "RegTst1", configMINIMAL_STACK_SIZE, mainREG_TEST_1_PARAMETER, tskIDLE_PRIORITY, NULL ); - xTaskCreate( prvRegTest2Task, "RegTst2", configMINIMAL_STACK_SIZE, mainREG_TEST_2_PARAMETER, tskIDLE_PRIORITY, NULL ); - - /* Create the task that just adds a little random behaviour. */ - xTaskCreate( prvPseudoRandomiser, "Rnd", configMINIMAL_STACK_SIZE, NULL, configMAX_PRIORITIES - 1, NULL ); - - /* Create the task that performs the 'check' functionality, as described at - the top of this file. */ - xTaskCreate( prvCheckTask, "Check", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL ); - - /* The set of tasks created by the following function call have to be - created last as they keep account of the number of tasks they expect to see - running. */ - vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY ); - - /* Start the scheduler. */ - vTaskStartScheduler(); - - /* If all is well, the scheduler will now be running, and the following - line will never be reached. If the following line does execute, then - there was either insufficient FreeRTOS heap memory available for the idle - and/or timer tasks to be created, or vTaskStartScheduler() was called from - User mode. See the memory management section on the FreeRTOS web site for - more details on the FreeRTOS heap http://www.freertos.org/a00111.html. The - mode from which main() is called is set in the C start up code and must be - a privileged mode (not user mode). */ - for( ;; ); -} -/*-----------------------------------------------------------*/ - -static void prvCheckTask( void *pvParameters ) -{ -TickType_t xDelayPeriod = mainNO_ERROR_CHECK_TASK_PERIOD; -TickType_t xLastExecutionTime; -static unsigned long ulLastRegTest1Value = 0, ulLastRegTest2Value = 0; -unsigned long ulErrorFound = pdFALSE; - - /* Just to stop compiler warnings. */ - ( void ) pvParameters; - - /* Initialise xLastExecutionTime so the first call to vTaskDelayUntil() - works correctly. */ - xLastExecutionTime = xTaskGetTickCount(); - - /* Cycle for ever, delaying then checking all the other tasks are still - operating without error. The onboard LED is toggled on each iteration. - If an error is detected then the delay period is decreased from - mainNO_ERROR_CHECK_TASK_PERIOD to mainERROR_CHECK_TASK_PERIOD. This has the - effect of increasing the rate at which the onboard LED toggles, and in so - doing gives visual feedback of the system status. */ - for( ;; ) - { - /* Delay until it is time to execute again. */ - vTaskDelayUntil( &xLastExecutionTime, xDelayPeriod ); - - /* Check all the demo tasks (other than the flash tasks) to ensure - that they are all still running, and that none have detected an error. */ - if( xAreIntQueueTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 0UL; - } - - if( xAreDynamicPriorityTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 2UL; - } - - if( xAreBlockingQueuesStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 3UL; - } - - if ( xAreBlockTimeTestTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 4UL; - } - - if ( xAreGenericQueueTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 5UL; - } - - if ( xAreRecursiveMutexTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 6UL; - } - - if( xIsCreateTaskStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 7UL; - } - - if( xAreSemaphoreTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 8UL; - } - - if( xAreTimerDemoTasksStillRunning( ( TickType_t ) mainNO_ERROR_CHECK_TASK_PERIOD ) != pdPASS ) - { - ulErrorFound |= 1UL << 9UL; - } - - if( xAreCountingSemaphoreTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 10UL; - } - - if( xIsQueueOverwriteTaskStillRunning() != pdPASS ) - { - ulErrorFound |= 1UL << 11UL; - } - - if( xAreEventGroupTasksStillRunning() != pdPASS ) - { - ulErrorFound |= 1UL << 12UL; - } - - if( xAreTaskNotificationTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 13UL; - } - - if( xAreInterruptSemaphoreTasksStillRunning() != pdTRUE ) - { - ulErrorFound |= 1UL << 14UL; - } - - /* Check that the register test 1 task is still running. */ - if( ulLastRegTest1Value == ulRegTest1LoopCounter ) - { - ulErrorFound |= 1UL << 15UL; - } - ulLastRegTest1Value = ulRegTest1LoopCounter; - - /* Check that the register test 2 task is still running. */ - if( ulLastRegTest2Value == ulRegTest2LoopCounter ) - { - ulErrorFound |= 1UL << 16UL; - } - ulLastRegTest2Value = ulRegTest2LoopCounter; - - /* Toggle the check LED to give an indication of the system status. If - the LED toggles every mainNO_ERROR_CHECK_TASK_PERIOD milliseconds then - everything is ok. A faster toggle indicates an error. */ - LED0 = !LED0; - - if( ulErrorFound != pdFALSE ) - { - /* An error has been detected in one of the tasks - flash the LED - at a higher frequency to give visible feedback that something has - gone wrong (it might just be that the loop back connector required - by the comtest tasks has not been fitted). */ - xDelayPeriod = mainERROR_CHECK_TASK_PERIOD; - pcStatusMessage = "Error found in at least one task."; - } - } -} -/*-----------------------------------------------------------*/ - -static void prvPseudoRandomiser( void *pvParameters ) -{ -const uint32_t ulMultiplier = 0x015a4e35UL, ulIncrement = 1UL, ulMinDelay = ( 35 / portTICK_PERIOD_MS ); -volatile uint32_t ulNextRand = ( uint32_t ) &pvParameters, ulValue; - - /* This task does nothing other than ensure there is a little bit of - disruption in the scheduling pattern of the other tasks. Normally this is - done by generating interrupts at pseudo random times. */ - for( ;; ) - { - ulNextRand = ( ulMultiplier * ulNextRand ) + ulIncrement; - ulValue = ( ulNextRand >> 16UL ) & 0xffUL; - - if( ulValue < ulMinDelay ) - { - ulValue = ulMinDelay; - } - - vTaskDelay( ulValue ); - - while( ulValue > 0 ) - { - nop(); - nop(); - nop(); - nop(); - nop(); - nop(); - nop(); - nop(); - - ulValue--; - } - } -} -/*-----------------------------------------------------------*/ - -void vFullDemoTickHook( void ) -{ - /* The full demo includes a software timer demo/test that requires - prodding periodically from the tick interrupt. */ - vTimerPeriodicISRTests(); - - /* Call the periodic queue overwrite from ISR demo. */ - vQueueOverwritePeriodicISRDemo(); - - /* Call the periodic event group from ISR demo. */ - vPeriodicEventGroupsProcessing(); - - /* Use task notifications from an interrupt. */ - xNotifyTaskFromISR(); - - /* Use mutexes from interrupts. */ - vInterruptSemaphorePeriodicTest(); -} -/*-----------------------------------------------------------*/ - -/* This function is explained in the comments at the top of this file. */ -static void prvRegTest1Task( void *pvParameters ) -{ - if( pvParameters != mainREG_TEST_1_PARAMETER ) - { - /* The parameter did not contain the expected value. */ - for( ;; ) - { - /* Stop the tick interrupt so its obvious something has gone wrong. */ - taskDISABLE_INTERRUPTS(); - } - } - - /* This is an inline asm function that never returns. */ - prvRegTest1Implementation(); -} -/*-----------------------------------------------------------*/ - -/* This function is explained in the comments at the top of this file. */ -static void prvRegTest2Task( void *pvParameters ) -{ - if( pvParameters != mainREG_TEST_2_PARAMETER ) - { - /* The parameter did not contain the expected value. */ - for( ;; ) - { - /* Stop the tick interrupt so its obvious something has gone wrong. */ - taskDISABLE_INTERRUPTS(); - } - } - - /* This is an inline asm function that never returns. */ - prvRegTest2Implementation(); -} -/*-----------------------------------------------------------*/ - -/* This function is explained in the comments at the top of this file. */ -#pragma inline_asm prvRegTest1Implementation -static void prvRegTest1Implementation( void ) -{ - ; Put a known value in each register. - MOV.L #1, R1 - MOV.L #2, R2 - MOV.L #3, R3 - MOV.L #4, R4 - MOV.L #5, R5 - MOV.L #6, R6 - MOV.L #7, R7 - MOV.L #8, R8 - MOV.L #9, R9 - MOV.L #10, R10 - MOV.L #11, R11 - MOV.L #12, R12 - MOV.L #13, R13 - MOV.L #14, R14 - MOV.L #15, R15 - - ; Loop, checking each itteration that each register still contains the - ; expected value. -TestLoop1: - - ; Push the registers that are going to get clobbered. - PUSHM R14-R15 - - ; Increment the loop counter to show this task is still getting CPU time. - MOV.L #_ulRegTest1LoopCounter, R14 - MOV.L [ R14 ], R15 - ADD #1, R15 - MOV.L R15, [ R14 ] - - ; Yield to extend the text coverage. Set the bit in the ITU SWINTR register. - MOV.L #1, R14 - MOV.L #0872E0H, R15 - MOV.B R14, [R15] - NOP - NOP - - ; Restore the clobbered registers. - POPM R14-R15 - - ; Now compare each register to ensure it still contains the value that was - ; set before this loop was entered. - CMP #1, R1 - BNE RegTest1Error - CMP #2, R2 - BNE RegTest1Error - CMP #3, R3 - BNE RegTest1Error - CMP #4, R4 - BNE RegTest1Error - CMP #5, R5 - BNE RegTest1Error - CMP #6, R6 - BNE RegTest1Error - CMP #7, R7 - BNE RegTest1Error - CMP #8, R8 - BNE RegTest1Error - CMP #9, R9 - BNE RegTest1Error - CMP #10, R10 - BNE RegTest1Error - CMP #11, R11 - BNE RegTest1Error - CMP #12, R12 - BNE RegTest1Error - CMP #13, R13 - BNE RegTest1Error - CMP #14, R14 - BNE RegTest1Error - CMP #15, R15 - BNE RegTest1Error - - ; All comparisons passed, start a new itteratio of this loop. - BRA TestLoop1 - -RegTest1Error: - ; A compare failed, just loop here so the loop counter stops incrementing - ; causing the check task to indicate the error. - BRA RegTest1Error -} -/*-----------------------------------------------------------*/ - -/* This function is explained in the comments at the top of this file. */ -#pragma inline_asm prvRegTest2Implementation -static void prvRegTest2Implementation( void ) -{ - ; Put a known value in each register. - MOV.L #10, R1 - MOV.L #20, R2 - MOV.L #30, R3 - MOV.L #40, R4 - MOV.L #50, R5 - MOV.L #60, R6 - MOV.L #70, R7 - MOV.L #80, R8 - MOV.L #90, R9 - MOV.L #100, R10 - MOV.L #110, R11 - MOV.L #120, R12 - MOV.L #130, R13 - MOV.L #140, R14 - MOV.L #150, R15 - - ; Loop, checking on each itteration that each register still contains the - ; expected value. -TestLoop2: - - ; Push the registers that are going to get clobbered. - PUSHM R14-R15 - - ; Increment the loop counter to show this task is still getting CPU time. - MOV.L #_ulRegTest2LoopCounter, R14 - MOV.L [ R14 ], R15 - ADD #1, R15 - MOV.L R15, [ R14 ] - - ; Restore the clobbered registers. - POPM R14-R15 - - CMP #10, R1 - BNE RegTest2Error - CMP #20, R2 - BNE RegTest2Error - CMP #30, R3 - BNE RegTest2Error - CMP #40, R4 - BNE RegTest2Error - CMP #50, R5 - BNE RegTest2Error - CMP #60, R6 - BNE RegTest2Error - CMP #70, R7 - BNE RegTest2Error - CMP #80, R8 - BNE RegTest2Error - CMP #90, R9 - BNE RegTest2Error - CMP #100, R10 - BNE RegTest2Error - CMP #110, R11 - BNE RegTest2Error - CMP #120, R12 - BNE RegTest2Error - CMP #130, R13 - BNE RegTest2Error - CMP #140, R14 - BNE RegTest2Error - CMP #150, R15 - BNE RegTest2Error - - ; All comparisons passed, start a new itteratio of this loop. - BRA TestLoop2 - -RegTest2Error: - ; A compare failed, just loop here so the loop counter stops incrementing - ; - causing the check task to indicate the error. - BRA RegTest2Error -} -/*-----------------------------------------------------------*/ - - - - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.c deleted file mode 100644 index f553edea2..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.c +++ /dev/null @@ -1,112 +0,0 @@ -/******************************************************************************* - * DISCLAIMER - * This software is supplied by Renesas Electronics Corporation and is only - * intended for use with Renesas products. No other uses are authorized. This - * software is owned by Renesas Electronics Corporation and is protected under - * all applicable laws, including copyright laws. - * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING - * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT - * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE - * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. - * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS - * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE - * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR - * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE - * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. - * Renesas reserves the right, without notice, to make changes to this software - * and to discontinue the availability of this software. By using this software, - * you agree to the additional terms and conditions found by accessing the - * following link: - * http://www.renesas.com/disclaimer - *******************************************************************************/ -/* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. */ -/******************************************************************************* - * File Name : r_rsk_async.c - * Version : 1.00 - * Device(s) : R5F51138AxFP - * Tool-Chain : CCRX - * H/W Platform : RSKRX113 - * Description : Functions used to send data via the SCI in asynchronous mode - *******************************************************************************/ -/******************************************************************************* - * History : 26.08.2014 Ver. 1.00 First Release - *******************************************************************************/ - -/******************************************************************************* - System Includes - *******************************************************************************/ -/* Following header file provides string type definitions. */ -#include - -/******************************************************************************* - User Includes (Project Level Includes) - *******************************************************************************/ -/* Defines port registers */ -#include "r_cg_macrodriver.h" -#include "r_cg_sci.h" -#include "r_rsk_async.h" - -/******************************************************************************* - User Defines - *******************************************************************************/ - -/******************************************************************************* - * Global Variables - *******************************************************************************/ - -/* Declaration of the command string to clear the terminal screen */ -static const char cmd_clr_scr[] = -{ 27, 91, 50, 74, 0, 27, 91, 72, 0 }; - -/******************************************************************************* - * Function Prototypes - *******************************************************************************/ - -/* text_write function prototype */ -static void text_write (const char * const msg_string); - -/******************************************************************************* - * Function Name: R_ASYNC_Init - * Description : This function initialises the SCI channel connected to the - * RS232 connector on the RSK. The channel is configured for - * transmission and reception, and instructions are sent to the - * terminal. - * Argument : none - * Return value : none - *******************************************************************************/ -void R_ASYNC_Init (void) -{ - - /* Set up SCI1 receive buffer */ - R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); - - /* Enable SCI1 operations */ - R_SCI1_Start(); - - /* Clear the text on terminal window */ - text_write(cmd_clr_scr); - - /* Display splash screen on terminal window */ - text_write("Renesas RSKRX113 Async Serial \r\n"); - - /* Inform user on how to stop transmission */ - text_write("Press 'z' to stop and any key to resume\r\n\n"); -} -/******************************************************************************* - * End of function R_ASYNC_Init - *******************************************************************************/ - -/******************************************************************************* - * Function Name : text_write - * Description : Transmits null-terminated string. - * Argument : (char*) msg_string - null terminated string - * Return value : None - *******************************************************************************/ -static void text_write (const char * const msg_string) -{ - R_SCI1_AsyncTransmit((uint8_t *) msg_string, (uint16_t) strlen(msg_string)); -} -/******************************************************************************* - * End of function text_write - *******************************************************************************/ - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.h deleted file mode 100644 index ffcadfe36..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/Renesas_Code/r_rsk_async.h +++ /dev/null @@ -1,50 +0,0 @@ -/******************************************************************************* - * DISCLAIMER - * This software is supplied by Renesas Electronics Corporation and is only - * intended for use with Renesas products. No other uses are authorized. This - * software is owned by Renesas Electronics Corporation and is protected under - * all applicable laws, including copyright laws. - * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING - * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT - * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE - * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. - * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS - * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE - * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR - * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE - * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. - * Renesas reserves the right, without notice, to make changes to this software - * and to discontinue the availability of this software. By using this software, - * you agree to the additional terms and conditions found by accessing the - * following link: - * http://www.renesas.com/disclaimer - *******************************************************************************/ -/* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. */ -/******************************************************************************* - * File Name : r_rsk_async.h - * Version : 1.00 - * Device(s) : R5F51138AxFP - * Tool-Chain : CCRX - * H/W Platform : RSKRX113 - * Description : Functions used to send data via the SCI in asynchronous mode - ******************************************************************************/ -/******************************************************************************* - * History : 26.08.2014 Ver. 1.00 First Release - *******************************************************************************/ - -/******************************************************************************* - * Macro Definitions - *******************************************************************************/ -/* Multiple inclusion prevention macro */ -#ifndef R_RSK_ASYNC_H -#define R_RSK_ASYNC_H - -/******************************************************************************* - * Global Function Prototypes - *******************************************************************************/ -/* initialise asynchronous transmission*/ -void R_ASYNC_Init (void); - -/* End of multiple inclusion prevention macro */ -#endif - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.c deleted file mode 100644 index 431e14071..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.c +++ /dev/null @@ -1,131 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_cgc.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for CGC module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_cgc.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: R_CGC_Create -* Description : This function initializes the clock generator. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_CGC_Create(void) -{ - uint32_t sckcr_dummy; - uint32_t w_count; - - /* Set main clock control registers */ - SYSTEM.MOFCR.BYTE = _00_CGC_MAINOSC_RESONATOR | _20_CGC_MAINOSC_OVER10M; - SYSTEM.MOSCWTCR.BYTE = _06_CGC_OSC_WAIT_CYCLE_32768; - - /* Set main clock operation */ - SYSTEM.MOSCCR.BIT.MOSTP = 0U; - - /* Wait for main clock oscillator wait counter overflow */ - while (1U != SYSTEM.OSCOVFSR.BIT.MOOVF); - - /* Set system clock */ - sckcr_dummy = _00000000_CGC_PCLKD_DIV_1 | _00000000_CGC_PCLKB_DIV_1 | _00000000_CGC_ICLK_DIV_1 | - _00000000_CGC_FCLK_DIV_1; - SYSTEM.SCKCR.LONG = sckcr_dummy; - - while (SYSTEM.SCKCR.LONG != sckcr_dummy); - - /* Set PLL circuit */ - SYSTEM.PLLCR.WORD = _0002_CGC_PLL_FREQ_DIV_4 | _0F00_CGC_PLL_FREQ_MUL_8; - SYSTEM.PLLCR2.BIT.PLLEN = 0U; - - /* Wait for PLL wait counter overflow */ - while (1U != SYSTEM.OSCOVFSR.BIT.PLOVF); - - /* Stop sub-clock */ - SYSTEM.SOSCCR.BIT.SOSTP = 1U; - - /* Wait for the register modification to complete */ - while (1U != SYSTEM.SOSCCR.BIT.SOSTP); - - /* Stop sub-clock */ - RTC.RCR3.BIT.RTCEN = 0U; - - /* Wait for the register modification to complete */ - while (0U != RTC.RCR3.BIT.RTCEN); - - /* Wait for 5 sub-clock cycles */ - for (w_count = 0U; w_count < _007B_CGC_SUBSTPWT_WAIT; w_count++) - { - nop(); - } - - /* Set sub-clock drive capacity */ - RTC.RCR3.BIT.RTCDV = 1U; - - /* Wait for the register modification to complete */ - while (1U != RTC.RCR3.BIT.RTCDV); - - /* Set sub-clock */ - SYSTEM.SOSCCR.BIT.SOSTP = 0U; - - /* Wait for the register modification to complete */ - while (0U != SYSTEM.SOSCCR.BIT.SOSTP); - - /* Wait for sub-clock to be stable */ - for (w_count = 0U; w_count < _00061A81_CGC_SUBOSCWT_WAIT; w_count++) - { - nop(); - } - - /* Set clock source */ - SYSTEM.SCKCR3.WORD = _0400_CGC_CLOCKSOURCE_PLL; - - while (SYSTEM.SCKCR3.WORD != _0400_CGC_CLOCKSOURCE_PLL); - - /* Set LOCO */ - SYSTEM.LOCOCR.BIT.LCSTP = 1U; -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.h deleted file mode 100644 index 6a32749c4..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc.h +++ /dev/null @@ -1,190 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_cgc.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for CGC module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef CGC_H -#define CGC_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ -/* - System Clock Control Register (SCKCR) -*/ -/* Peripheral Module Clock D (PCLKD) */ -#define _00000000_CGC_PCLKD_DIV_1 (0x00000000UL) /* x1 */ -#define _00000001_CGC_PCLKD_DIV_2 (0x00000001UL) /* x1/2 */ -#define _00000002_CGC_PCLKD_DIV_4 (0x00000002UL) /* x1/4 */ -#define _00000003_CGC_PCLKD_DIV_8 (0x00000003UL) /* x1/8 */ -#define _00000004_CGC_PCLKD_DIV_16 (0x00000004UL) /* x1/16 */ -#define _00000005_CGC_PCLKD_DIV_32 (0x00000005UL) /* x1/32 */ -#define _00000006_CGC_PCLKD_DIV_64 (0x00000006UL) /* x1/64 */ -/* Peripheral Module Clock B (PCLKB) */ -#define _00000000_CGC_PCLKB_DIV_1 (0x00000000UL) /* x1 */ -#define _00000100_CGC_PCLKB_DIV_2 (0x00000100UL) /* x1/2 */ -#define _00000200_CGC_PCLKB_DIV_4 (0x00000200UL) /* x1/4 */ -#define _00000300_CGC_PCLKB_DIV_8 (0x00000300UL) /* x1/8 */ -#define _00000400_CGC_PCLKB_DIV_16 (0x00000400UL) /* x1/16 */ -#define _00000500_CGC_PCLKB_DIV_32 (0x00000500UL) /* x1/32 */ -#define _00000600_CGC_PCLKB_DIV_64 (0x00000600UL) /* x1/64 */ -/* System Clock (ICLK) */ -#define _00000000_CGC_ICLK_DIV_1 (0x00000000UL) /* x1 */ -#define _01000000_CGC_ICLK_DIV_2 (0x01000000UL) /* x1/2 */ -#define _02000000_CGC_ICLK_DIV_4 (0x02000000UL) /* x1/4 */ -#define _03000000_CGC_ICLK_DIV_8 (0x03000000UL) /* x1/8 */ -#define _04000000_CGC_ICLK_DIV_16 (0x04000000UL) /* x1/16 */ -#define _05000000_CGC_ICLK_DIV_32 (0x05000000UL) /* x1/32 */ -#define _06000000_CGC_ICLK_DIV_64 (0x06000000UL) /* x1/64 */ -/* System Clock (FCLK) */ -#define _00000000_CGC_FCLK_DIV_1 (0x00000000UL) /* x1 */ -#define _10000000_CGC_FCLK_DIV_2 (0x10000000UL) /* x1/2 */ -#define _20000000_CGC_FCLK_DIV_4 (0x20000000UL) /* x1/4 */ -#define _30000000_CGC_FCLK_DIV_8 (0x30000000UL) /* x1/8 */ -#define _40000000_CGC_FCLK_DIV_16 (0x40000000UL) /* x1/16 */ -#define _50000000_CGC_FCLK_DIV_32 (0x50000000UL) /* x1/32 */ -#define _60000000_CGC_FCLK_DIV_64 (0x60000000UL) /* x1/64 */ - -/* - System Clock Control Register 3 (SCKCR3) -*/ -#define _0000_CGC_CLOCKSOURCE_LOCO (0x0000U) /* LOCO */ -#define _0100_CGC_CLOCKSOURCE_HOCO (0x0100U) /* HOCO */ -#define _0200_CGC_CLOCKSOURCE_MAINCLK (0x0200U) /* Main clock oscillator */ -#define _0300_CGC_CLOCKSOURCE_SUBCLK (0x0300U) /* Sub-clock oscillator */ -#define _0400_CGC_CLOCKSOURCE_PLL (0x0400U) /* PLL circuit */ - -/* - PLL Control Register (PLLCR) -*/ -/* PLL Input Frequency Division Ratio Select (PLIDIV[1:0]) */ -#define _0000_CGC_PLL_FREQ_DIV_1 (0x0000U) /* x1 */ -#define _0001_CGC_PLL_FREQ_DIV_2 (0x0001U) /* x1/2 */ -#define _0002_CGC_PLL_FREQ_DIV_4 (0x0002U) /* x1/4 */ -/* Frequency Multiplication Factor Select (STC[5:0]) */ -#define _0B00_CGC_PLL_FREQ_MUL_6 (0x0B00U) /* x6 */ -#define _0F00_CGC_PLL_FREQ_MUL_8 (0x0F00U) /* x8 */ - -/* - USB-dedicated PLL Control Register (UPLLCR) -*/ -/* USB-dedicated PLL Input Frequency Division Ratio Select (UPLIDIV[1:0]) */ -#define _0000_CGC_PLL_UPLIDIV_1 (0x0000U) /* x1 */ -#define _0001_CGC_PLL_UPLIDIV_2 (0x0001U) /* x1/2 */ -#define _0002_CGC_PLL_UPLIDIV_4 (0x0002U) /* x1/4 */ -/* UCLK Source USB-Dedicated PLL Select (UCKUPLLSEL) */ -#define _0000_CGC_UCLK_SYSCLK (0x0000U) /* System clock is selected as UCLK */ -#define _0010_CGC_UCLK_USBPLL (0x0010U) /* USB-dedicated PLL is selected as UCLK */ -/* Frequency Multiplication Factor Select (USTC[5:0]) */ -#define _0B00_CGC_PLL_USTC_6 (0x0B00U) /* x6 */ -#define _0F00_CGC_PLL_USTC_8 (0x0F00U) /* x8 */ - -/* - Oscillation Stop Detection Control Register (OSTDCR) -*/ -/* Oscillation Stop Detection Interrupt Enable (OSTDIE) */ -#define _00_CGC_OSC_STOP_INT_DISABLE (0x00U) /* The oscillation stop detection interrupt is disabled */ -#define _01_CGC_OSC_STOP_INT_ENABLE (0x01U) /* The oscillation stop detection interrupt is enabled */ -/* Oscillation Stop Detection Function Enable (OSTDE) */ -#define _00_CGC_OSC_STOP_DISABLE (0x00U) /* Oscillation stop detection function is disabled */ -#define _80_CGC_OSC_STOP_ENABLE (0x80U) /* Oscillation stop detection function is enabled */ - -/* - Main Clock Oscillator Wait Control Register (MOSCWTCR) -*/ -/* Main Clock Oscillator Wait Time (MSTS[4:0]) */ -#define _00_CGC_OSC_WAIT_CYCLE_2 (0x00U) /* Wait time = 2 cycles */ -#define _01_CGC_OSC_WAIT_CYCLE_1024 (0x01U) /* Wait time = 1024 cycles */ -#define _02_CGC_OSC_WAIT_CYCLE_2048 (0x02U) /* Wait time = 2048 cycles */ -#define _03_CGC_OSC_WAIT_CYCLE_4096 (0x03U) /* Wait time = 4096 cycles */ -#define _04_CGC_OSC_WAIT_CYCLE_8192 (0x04U) /* Wait time = 8192 cycles */ -#define _05_CGC_OSC_WAIT_CYCLE_16384 (0x05U) /* Wait time = 16384 cycles */ -#define _06_CGC_OSC_WAIT_CYCLE_32768 (0x06U) /* Wait time = 32768 cycles */ -#define _07_CGC_OSC_WAIT_CYCLE_65536 (0x07U) /* Wait time = 65536 cycles */ - -/* - HOCO Wait Control Register (HOCOWTCR) -*/ -/* HOCO Wait Time (HOCOWTCR) */ -#define _05_CGC_HOCO_WAIT_CYCLE_138 (0x05U) /* Wait time = 138 cycles (34.5us) */ -#define _06_CGC_HOCO_WAIT_CYCLE_266 (0x06U) /* Wait time = 266 cycles (66.5us) */ - -/* - Clock Output Control Register (CKOCR) -*/ -/* Clock Output Source Select (CKOSEL[2:0]) */ -#define _0000_CGC_CLKOUT_LOCO (0x0000U) /* LOCO */ -#define _0100_CGC_CLKOUT_HOCO (0x0100U) /* HOCO */ -#define _0200_CGC_CLKOUT_MAINCLK (0x0200U) /* Main clock oscillator */ -#define _0300_CGC_CLKOUT_SUBCLK (0x0300U) /* Sub-clock oscillator */ -/* Clock Output Division Ratio Select (CKODIV[2:0]) */ -#define _0000_CGC_CLKOUT_DIV_1 (0x0000U) /* x1 */ -#define _1000_CGC_CLKOUT_DIV_2 (0x1000U) /* x1/2 */ -#define _2000_CGC_CLKOUT_DIV_4 (0x2000U) /* x1/4 */ -#define _3000_CGC_CLKOUT_DIV_8 (0x3000U) /* x1/8 */ -#define _4000_CGC_CLKOUT_DIV_16 (0x4000U) /* x1/16 */ -/* Clock Output Control (CKOSTP) */ -#define _0000_CGC_CLKOUT_ENABLE (0x0000U) /* CLKOUT pin output is operating */ -#define _8000_CGC_CLKOUT_DISABLE (0x8000U) /* CLKOUT pin output is stopped (fixed at low level) */ - -/* - Main Clock Oscillator Forced Oscillation Control Register (MOFCR) -*/ -/* Main Oscillator Drive Capability Switch (MODRV21) */ -#define _00_CGC_MAINOSC_UNDER10M (0x00U) /* 1 MHz to 10 MHz */ -#define _20_CGC_MAINOSC_OVER10M (0x20U) /* 10 MHz to 20 MHz */ -/* Main Clock Oscillator Switch (MOSEL) */ -#define _00_CGC_MAINOSC_RESONATOR (0x00U) /* Resonator */ -#define _40_CGC_MAINOSC_EXTERNAL (0x40U) /* External oscillator input */ - -/* - LCD Source Clock Control Register (LCDSCLKCR) -*/ -/* LCD Source Clock Select (LCDSCLKSEL[2:0]) */ -#define _00_CGC_LCDSCLKSEL_LOCO (0x00U) /* LOCO */ -#define _01_CGC_LCDSCLKSEL_HOCO (0x01U) /* HOCO */ -#define _02_CGC_LCDSCLKSEL_MAINCLK (0x02U) /* Main clock oscillator */ -#define _03_CGC_LCDSCLKSEL_SUBCLK (0x03U) /* Sub-clock oscillator */ -#define _04_CGC_LCDSCLKSEL_IWDT (0x04U) /* IWDT-dedicated on-chip oscillator */ - - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ -#define _007B_CGC_SUBSTPWT_WAIT (0x007BU) /* Wait time for 5 sub clock cycles */ -#define _00061A81_CGC_SUBOSCWT_WAIT (0x00061A81U) /* Wait time for sub clock stable */ - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -void R_CGC_Create(void); - -/* Start user code for function. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc_user.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc_user.c deleted file mode 100644 index da709aa9b..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_cgc_user.c +++ /dev/null @@ -1,52 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_cgc_user.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for CGC module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_cgc.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_dbsct.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_dbsct.c deleted file mode 100644 index 7693dc35b..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_dbsct.c +++ /dev/null @@ -1,84 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_dbsct.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : Setting of B. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ - -#pragma unpack - -#pragma section C C$DSEC -extern const struct { - uint8_t *rom_s; /* Start address of the initialized data section in ROM */ - uint8_t *rom_e; /* End address of the initialized data section in ROM */ - uint8_t *ram_s; /* Start address of the initialized data section in RAM */ -} _DTBL[] = { - { __sectop("D"), __secend("D"), __sectop("R") }, - { __sectop("D_2"), __secend("D_2"), __sectop("R_2") }, - { __sectop("D_1"), __secend("D_1"), __sectop("R_1") } -}; -#pragma section C C$BSEC -extern const struct { - uint8_t *b_s; /* Start address of non-initialized data section */ - uint8_t *b_e; /* End address of non-initialized data section */ -} _BTBL[] = { - { __sectop("B"), __secend("B") }, - { __sectop("B_2"), __secend("B_2") }, - { __sectop("B_1"), __secend("B_1") } -}; - -#pragma section - -/* -** CTBL prevents excessive output of L1100 messages when linking. -** Even if CTBL is deleted, the operation of the program does not change. -*/ -uint8_t * const _CTBL[] = { - __sectop("C_1"), __sectop("C_2"), __sectop("C"), - __sectop("W_1"), __sectop("W_2"), __sectop("W"), - __sectop("L"), __sectop("SU"), - __sectop("C$DSEC"), __sectop("C$BSEC"), - __sectop("C$INIT"), __sectop("C$VTBL"), __sectop("C$VECT") -}; - -#pragma packoption - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_hardware_setup.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_hardware_setup.c deleted file mode 100644 index 90e9f5265..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_hardware_setup.c +++ /dev/null @@ -1,101 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_hardware_setup.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements system initializing function. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_cgc.h" -#include "r_cg_port.h" -#include "r_cg_sci.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: R_Systeminit -* Description : This function initializes every macro. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_Systeminit(void) -{ - /* Enable writing to registers related to operating modes, LPC, CGC and software reset */ - SYSTEM.PRCR.WORD = 0xA50FU; - - /* Enable writing to MPC pin function control registers */ - MPC.PWPR.BIT.B0WI = 0U; - MPC.PWPR.BIT.PFSWE = 1U; - - /* Initialize non-existent pins */ - PORT0.PDR.BYTE = 0x6BU; - PORT3.PDR.BYTE = 0xD8U; - PORT4.PDR.BYTE = 0xA0U; - PORT5.PDR.BYTE = 0x80U; - PORT9.PDR.BYTE = 0xF8U; - PORTD.PDR.BYTE = 0xE0U; - PORTF.PDR.BYTE = 0x3FU; - PORTJ.PDR.BYTE = 0x32U; - - /* Set peripheral settings */ - R_CGC_Create(); - R_PORT_Create(); - R_SCI1_Create(); - - /* Disable writing to MPC pin function control registers */ - MPC.PWPR.BIT.PFSWE = 0U; - MPC.PWPR.BIT.B0WI = 1U; - - /* Enable protection */ - SYSTEM.PRCR.WORD = 0xA500U; -} -/*********************************************************************************************************************** -* Function Name: HardwareSetup -* Description : This function initializes hardware setting. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void HardwareSetup(void) -{ - R_Systeminit(); -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_intprg.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_intprg.c deleted file mode 100644 index 0c6e5a7f3..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_intprg.c +++ /dev/null @@ -1,78 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_intprg.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : Setting of B. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include -#include "r_cg_vect.h" -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ - -#pragma section IntPRG - -/* Undefined exceptions for supervisor instruction, undefined instruction and floating point exceptions */ -void r_undefined_exception(void) -{ - /* Start user code. Do not edit comment generated here */ - /* End user code. Do not edit comment generated here */ -} - -/* Reserved */ -void r_reserved_exception(void) -{ - /* Start user code. Do not edit comment generated here */ - /* End user code. Do not edit comment generated here */ -} - -/* NMI */ -void r_nmi_exception(void) -{ - /* Start user code. Do not edit comment generated here */ - /* End user code. Do not edit comment generated here */ -} - -/* BRK */ -void r_brk_exception(void) -{ - /* Start user code. Do not edit comment generated here */ - /* End user code. Do not edit comment generated here */ -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_macrodriver.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_macrodriver.h deleted file mode 100644 index 267da9802..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_macrodriver.h +++ /dev/null @@ -1,109 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_macrodriver.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements general head file. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef MODULEID_H -#define MODULEID_H -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "../iodefine.h" -#include - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ -#ifndef __TYPEDEF__ - -/* Status list definition */ -#define MD_STATUSBASE (0x00U) -#define MD_OK (MD_STATUSBASE + 0x00U) /* register setting OK */ -#define MD_SPT (MD_STATUSBASE + 0x01U) /* IIC stop */ -#define MD_NACK (MD_STATUSBASE + 0x02U) /* IIC no ACK */ -#define MD_BUSY1 (MD_STATUSBASE + 0x03U) /* busy 1 */ -#define MD_BUSY2 (MD_STATUSBASE + 0x04U) /* busy 2 */ - -/* Error list definition */ -#define MD_ERRORBASE (0x80U) -#define MD_ERROR (MD_ERRORBASE + 0x00U) /* error */ -#define MD_ARGERROR (MD_ERRORBASE + 0x01U) /* error argument input error */ -#define MD_ERROR1 (MD_ERRORBASE + 0x02U) /* error 1 */ -#define MD_ERROR2 (MD_ERRORBASE + 0x03U) /* error 2 */ -#define MD_ERROR3 (MD_ERRORBASE + 0x04U) /* error 3 */ -#define MD_ERROR4 (MD_ERRORBASE + 0x05U) /* error 4 */ -#define MD_ERROR5 (MD_ERRORBASE + 0x06U) /* error 5 */ - -/* BRK handler command options */ -typedef enum { - BRK_NO_COMMAND, - BRK_ALL_MODULE_CLOCK_STOP, - BRK_SLEEP, - BRK_DEEP_SLEEP, - BRK_STANDBY, - BRK_LOAD_FINTV_REGISTER -} brk_commands; -#endif - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ -#ifndef __TYPEDEF__ - #ifndef _STD_USING_INT_TYPES - #define _SYS_INT_TYPES_H - #ifndef _STD_USING_BIT_TYPES - #define __int8_t_defined - typedef signed char int8_t; - typedef signed short int16_t; - #endif - - typedef unsigned char uint8_t; - typedef unsigned short uint16_t; - typedef signed long int32_t; - typedef unsigned long uint32_t; - - typedef signed char int_least8_t; - typedef signed short int_least16_t; - typedef signed long int_least32_t; - typedef unsigned char uint_least8_t; - typedef unsigned short uint_least16_t; - typedef unsigned long uint_least32_t; - #endif - - typedef unsigned short MD_STATUS; - #define __TYPEDEF__ -#endif - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -void HardwareSetup(void); -void R_Systeminit(void); - -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.c deleted file mode 100644 index 4a893345a..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.c +++ /dev/null @@ -1,65 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_port.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for Port module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_port.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: R_PORT_Create -* Description : This function initializes the Port I/O. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_PORT_Create(void) -{ - PORT2.PDR.BYTE = _04_Pm2_MODE_OUTPUT | _08_Pm3_MODE_OUTPUT | _10_Pm4_MODE_OUTPUT | _20_Pm5_MODE_OUTPUT | - _00_Pm7_MODE_INPUT; - PORT3.PDR.BYTE = _00_Pm2_MODE_INPUT | _D8_PDR3_DEFAULT; - PORTJ.PDR.BYTE = _00_Pm0_MODE_INPUT | _32_PDRJ_DEFAULT; -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.h deleted file mode 100644 index f331d6cf8..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port.h +++ /dev/null @@ -1,174 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_port.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for Port module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef PORT_H -#define PORT_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ -/* - Port Direction Register (PDR) -*/ -/* Pmn Direction Control (B7 - B0) */ -#define _00_Pm0_MODE_NOT_USED (0x00U) /* Pm0 not used */ -#define _00_Pm0_MODE_INPUT (0x00U) /* Pm0 as input */ -#define _01_Pm0_MODE_OUTPUT (0x01U) /* Pm0 as output */ -#define _00_Pm1_MODE_NOT_USED (0x00U) /* Pm1 not used */ -#define _00_Pm1_MODE_INPUT (0x00U) /* Pm1 as input */ -#define _02_Pm1_MODE_OUTPUT (0x02U) /* Pm1 as output */ -#define _00_Pm2_MODE_NOT_USED (0x00U) /* Pm2 not used */ -#define _00_Pm2_MODE_INPUT (0x00U) /* Pm2 as input */ -#define _04_Pm2_MODE_OUTPUT (0x04U) /* Pm2 as output */ -#define _00_Pm3_MODE_NOT_USED (0x00U) /* Pm3 not used */ -#define _00_Pm3_MODE_INPUT (0x00U) /* Pm3 as input */ -#define _08_Pm3_MODE_OUTPUT (0x08U) /* Pm3 as output */ -#define _00_Pm4_MODE_NOT_USED (0x00U) /* Pm4 not used */ -#define _00_Pm4_MODE_INPUT (0x00U) /* Pm4 as input */ -#define _10_Pm4_MODE_OUTPUT (0x10U) /* Pm4 as output */ -#define _00_Pm5_MODE_NOT_USED (0x00U) /* Pm5 not used */ -#define _00_Pm5_MODE_INPUT (0x00U) /* Pm5 as input */ -#define _20_Pm5_MODE_OUTPUT (0x20U) /* Pm5 as output */ -#define _00_Pm6_MODE_NOT_USED (0x00U) /* Pm6 not used */ -#define _00_Pm6_MODE_INPUT (0x00U) /* Pm6 as input */ -#define _40_Pm6_MODE_OUTPUT (0x40U) /* Pm6 as output */ -#define _00_Pm7_MODE_NOT_USED (0x00U) /* Pm7 not used */ -#define _00_Pm7_MODE_INPUT (0x00U) /* Pm7 as input */ -#define _80_Pm7_MODE_OUTPUT (0x80U) /* Pm7 as output */ - -/* - Port Output Data Register (PODR) -*/ -/* Pmn Output Data Store (B7 - B0) */ -#define _00_Pm0_OUTPUT_0 (0x00U) /* output low at B0 */ -#define _01_Pm0_OUTPUT_1 (0x01U) /* output high at B0 */ -#define _00_Pm1_OUTPUT_0 (0x00U) /* output low at B1 */ -#define _02_Pm1_OUTPUT_1 (0x02U) /* output high at B1 */ -#define _00_Pm2_OUTPUT_0 (0x00U) /* output low at B2 */ -#define _04_Pm2_OUTPUT_1 (0x04U) /* output high at B2 */ -#define _00_Pm3_OUTPUT_0 (0x00U) /* output low at B3 */ -#define _08_Pm3_OUTPUT_1 (0x08U) /* output high at B3 */ -#define _00_Pm4_OUTPUT_0 (0x00U) /* output low at B4 */ -#define _10_Pm4_OUTPUT_1 (0x10U) /* output high at B4 */ -#define _00_Pm5_OUTPUT_0 (0x00U) /* output low at B5 */ -#define _20_Pm5_OUTPUT_1 (0x20U) /* output high at B5 */ -#define _00_Pm6_OUTPUT_0 (0x00U) /* output low at B6 */ -#define _40_Pm6_OUTPUT_1 (0x40U) /* output high at B6 */ -#define _00_Pm7_OUTPUT_0 (0x00U) /* output low at B7 */ -#define _80_Pm7_OUTPUT_1 (0x80U) /* output high at B7 */ - -/* - Open Drain Control Register 0 (ODR0) -*/ -/* Pmn Output Type Select (Pm0 to Pm3) */ -#define _00_Pm0_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _01_Pm0_NCH_OPEN_DRAIN (0x01U) /* N-channel open-drain output */ -#define _02_Pm0_PCH_OPEN_DRAIN (0x02U) /* P-channel open-drain output */ -#define _00_Pm1_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _04_Pm1_NCH_OPEN_DRAIN (0x04U) /* N-channel open-drain output */ -#define _08_Pm1_PCH_OPEN_DRAIN (0x08U) /* P-channel open-drain output */ -#define _00_Pm2_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _10_Pm2_NCH_OPEN_DRAIN (0x10U) /* N-channel open-drain output */ -#define _20_Pm2_PCH_OPEN_DRAIN (0x20U) /* P-channel open-drain output */ -#define _00_Pm3_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _40_Pm3_NCH_OPEN_DRAIN (0x40U) /* N-channel open-drain output */ -#define _80_Pm3_PCH_OPEN_DRAIN (0x80U) /* P-channel open-drain output */ - -/* - Open Drain Control Register 1 (ODR1) -*/ -/* Pmn Output Type Select (Pm4 to Pm7) */ -#define _00_Pm4_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _01_Pm4_NCH_OPEN_DRAIN (0x01U) /* N-channel open-drain output */ -#define _02_Pm4_PCH_OPEN_DRAIN (0x02U) /* P-channel open-drain output */ -#define _00_Pm5_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _04_Pm5_NCH_OPEN_DRAIN (0x04U) /* N-channel open-drain output */ -#define _08_Pm5_PCH_OPEN_DRAIN (0x08U) /* P-channel open-drain output */ -#define _00_Pm6_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _10_Pm6_NCH_OPEN_DRAIN (0x10U) /* N-channel open-drain output */ -#define _20_Pm6_PCH_OPEN_DRAIN (0x20U) /* P-channel open-drain output */ -#define _00_Pm7_CMOS_OUTPUT (0x00U) /* CMOS output */ -#define _40_Pm7_NCH_OPEN_DRAIN (0x40U) /* N-channel open-drain output */ -#define _80_Pm7_PCH_OPEN_DRAIN (0x80U) /* P-channel open-drain output */ - -/* - Pull-Up Control Register (PCR) -*/ -/* Pm0 Input Pull-Up Resistor Control ((B7 - B0)) */ -#define _00_Pm0_PULLUP_OFF (0x00U) /* Pn0 pull-up resistor not connected */ -#define _01_Pm0_PULLUP_ON (0x01U) /* Pn0 pull-up resistor connected */ -#define _00_Pm1_PULLUP_OFF (0x00U) /* Pn1 pull-up resistor not connected */ -#define _02_Pm1_PULLUP_ON (0x02U) /* Pn1 pull-up resistor connected */ -#define _00_Pm2_PULLUP_OFF (0x00U) /* Pn2 Pull-up resistor not connected */ -#define _04_Pm2_PULLUP_ON (0x04U) /* Pn2 pull-up resistor connected */ -#define _00_Pm3_PULLUP_OFF (0x00U) /* Pn3 pull-up resistor not connected */ -#define _08_Pm3_PULLUP_ON (0x08U) /* Pn3 pull-up resistor connected */ -#define _00_Pm4_PULLUP_OFF (0x00U) /* Pn4 pull-up resistor not connected */ -#define _10_Pm4_PULLUP_ON (0x10U) /* Pn4 pull-up resistor connected */ -#define _00_Pm5_PULLUP_OFF (0x00U) /* Pn5 pull-up resistor not connected */ -#define _20_Pm5_PULLUP_ON (0x20U) /* Pn5 pull-up resistor connected */ -#define _00_Pm6_PULLUP_OFF (0x00U) /* Pn6 pull-up resistor not connected */ -#define _40_Pm6_PULLUP_ON (0x40U) /* Pn6 pull-up resistor connected */ -#define _00_Pm7_PULLUP_OFF (0x00U) /* Pn7 pull-up resistor not connected */ -#define _80_Pm7_PULLUP_ON (0x80U) /* Pn7 pull-up resistor connected */ - -/* - Port Switching Register A (PSRA) -*/ -/* PB6/PC0 Switching (PSEL6) */ -#define _00_PORT_PSEL6_PB6 (0x00U) /* PB6 general I/O port function is selected */ -#define _40_PORT_PSEL6_PC0 (0x40U) /* PC0 general I/O port function is selected */ -/* PB7/PC1 Switching (PSEL7) */ -#define _00_PORT_PSEL7_PB7 (0x00U) /* PB7 general I/O port function is selected */ -#define _80_PORT_PSEL7_PC1 (0x80U) /* PC1 general I/O port function is selected */ - - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ -#define _6B_PDR0_DEFAULT (0x6BU) /* PDR0 default value */ -#define _D8_PDR3_DEFAULT (0xD8U) /* PDR3 default value */ -#define _A0_PDR4_DEFAULT (0xA0U) /* PDR4 default value */ -#define _80_PDR5_DEFAULT (0x80U) /* PDR5 default value */ -#define _F8_PDR9_DEFAULT (0xF8U) /* PDR9 default value */ -#define _E0_PDRD_DEFAULT (0xE0U) /* PDRD default value */ -#define _3F_PDRF_DEFAULT (0x3FU) /* PDRF default value */ -#define _32_PDRJ_DEFAULT (0x32U) /* PDRJ default value */ - - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -void R_PORT_Create(void); - -/* Start user code for function. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port_user.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port_user.c deleted file mode 100644 index 0239dde20..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_port_user.c +++ /dev/null @@ -1,52 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_port_user.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for Port module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_port.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_resetprg.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_resetprg.c deleted file mode 100644 index 34c143eec..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_resetprg.c +++ /dev/null @@ -1,78 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_resetprg.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : Reset program. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include -#include <_h_c_lib.h> -//#include // Remove the comment when you use errno -//#include // Remove the comment when you use rand() -#include "r_cg_stacksct.h" -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ - -#ifdef __cplusplus -extern "C" { -#endif -void PowerON_Reset(void); -void main(void); -#ifdef __cplusplus -} -#endif - -#define PSW_init 0x00010000 /* PSW bit pattern */ -#define FPSW_init 0x00000000 /* FPSW bit base pattern */ - -#pragma section ResetPRG /* output PowerON_Reset to PResetPRG section */ - -#pragma entry PowerON_Reset - -void PowerON_Reset(void) -{ - set_intb(__sectop("C$VECT")); - - _INITSCT(); /* Initialize Sections */ - HardwareSetup(); /* Use Hardware Setup */ - nop(); - set_psw(PSW_init); /* Set Ubit & Ibit for PSW */ - main(); - brk(); -} -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.c deleted file mode 100644 index 823d383ec..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.c +++ /dev/null @@ -1,86 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sbrk.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : Program of sbrk. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include -#include -#include "r_cg_sbrk.h" -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ - -int8_t *sbrk(size_t size); - -extern int8_t *_s1ptr; - -union HEAP_TYPE -{ - int16_t dummy ; /* Dummy for 4-byte boundary */ - int8_t heap[HEAPSIZE]; /* Declaration of the area managed by sbrk */ -}; - -static union HEAP_TYPE heap_area ; - -/* End address allocated by sbrk */ -static int8_t *brk = (int8_t *) &heap_area; - -/**************************************************************************/ -/* sbrk:Memory area allocation */ -/* Return value:Start address of allocated area (Pass) */ -/* -1 (Failure) */ -/**************************************************************************/ -int8_t *sbrk(size_t size) /* Assigned area size */ -{ - int8_t *p; - - if (brk+size > heap_area.heap + HEAPSIZE) /* Empty area size */ - { - p = (int8_t *)-1; - } - else - { - p = brk; /* Area assignment */ - brk += size; /* End address update */ - } - - return p; -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.h deleted file mode 100644 index 9840cd1ba..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sbrk.h +++ /dev/null @@ -1,48 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sbrk.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : Header file of sbrk file. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef _SBRK_H -#define _SBRK_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ -#define HEAPSIZE (0x400U) /* Size of area managed by sbrk */ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ - -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.c deleted file mode 100644 index 761f53ca5..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.c +++ /dev/null @@ -1,204 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sci.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for SCI module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_sci.h" -/* Start user code for include. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -uint8_t * gp_sci1_tx_address; /* SCI1 transmit buffer address */ -uint16_t g_sci1_tx_count; /* SCI1 transmit data number */ -uint8_t * gp_sci1_rx_address; /* SCI1 receive buffer address */ -uint16_t g_sci1_rx_count; /* SCI1 receive data number */ -uint16_t g_sci1_rx_length; /* SCI1 receive data length */ -/* Start user code for global. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: R_SCI1_Create -* Description : This function initializes the SCI1. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_SCI1_Create(void) -{ - /* Cancel SCI1 module stop state */ - MSTP(SCI1) = 0U; - - /* Set interrupt priority */ - IPR(SCI1, ERI1) = _0F_SCI_PRIORITY_LEVEL15; - - /* Clear the SCR.TIE, RIE, TE, RE and TEIE bits */ - SCI1.SCR.BIT.TIE = 0U; - SCI1.SCR.BIT.RIE = 0U; - SCI1.SCR.BIT.TE = 0U; - SCI1.SCR.BIT.RE = 0U; - SCI1.SCR.BIT.TEIE = 0U; - - /* Set RXD1 pin */ - MPC.P15PFS.BYTE = 0x0AU; - PORT1.PMR.BYTE |= 0x20U; - /* Set TXD1 pin */ - MPC.P16PFS.BYTE = 0x0AU; - PORT1.PODR.BYTE |= 0x40U; - PORT1.PDR.BYTE |= 0x40U; - PORT1.PMR.BYTE |= 0x40U; - - /* Set clock enable */ - SCI1.SCR.BYTE = _00_SCI_INTERNAL_SCK_UNUSED; - - /* Clear the SIMR1.IICM, SPMR.CKPH, and CKPOL bit */ - SCI1.SIMR1.BIT.IICM = 0U; - SCI1.SPMR.BYTE = _00_SCI_RTS | _00_SCI_CLOCK_NOT_INVERTED | _00_SCI_CLOCK_NOT_DELAYED; - - /* Set control registers */ - SCI1.SMR.BYTE = _01_SCI_CLOCK_PCLK_4 | _00_SCI_STOP_1 | _00_SCI_PARITY_EVEN | _00_SCI_PARITY_DISABLE | - _00_SCI_DATA_LENGTH_8 | _00_SCI_MULTI_PROCESSOR_DISABLE | _00_SCI_ASYNCHRONOUS_MODE; - SCI1.SCMR.BYTE = _00_SCI_SERIAL_MODE | _00_SCI_DATA_INVERT_NONE | _00_SCI_DATA_LSB_FIRST | _72_SCI_SCMR_DEFAULT; - - /* Set SEMR, SNFR */ - SCI1.SEMR.BYTE = _00_SCI_LOW_LEVEL_START_BIT | _00_SCI_NOISE_FILTER_DISABLE | _10_SCI_8_BASE_CLOCK; - - /* Set bitrate */ - SCI1.BRR = 0x19U; -} -/*********************************************************************************************************************** -* Function Name: R_SCI1_Start -* Description : This function starts the SCI1. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_SCI1_Start(void) -{ - IR(SCI1,TXI1) = 0U; - IR(SCI1,TEI1) = 0U; - IR(SCI1,RXI1) = 0U; - IR(SCI1,ERI1) = 0U; - IEN(SCI1,TXI1) = 1U; - IEN(SCI1,TEI1) = 1U; - IEN(SCI1,RXI1) = 1U; - IEN(SCI1,ERI1) = 1U; -} -/*********************************************************************************************************************** -* Function Name: R_SCI1_Stop -* Description : This function stops the SCI1. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -void R_SCI1_Stop(void) -{ - /* Set TXD1 pin */ - PORT1.PMR.BYTE &= 0xBFU; - - SCI1.SCR.BYTE &= 0xCF; /* Disable serial transmit and receive */ - SCI1.SCR.BIT.TIE = 0U; /* Disable TXI interrupt */ - SCI1.SCR.BIT.RIE = 0U; /* Disable RXI and ERI interrupt */ - IR(SCI1,TXI1) = 0U; - IEN(SCI1,TXI1) = 0U; - IR(SCI1,TEI1) = 0U; - IEN(SCI1,TEI1) = 0U; - IR(SCI1,RXI1) = 0U; - IEN(SCI1,RXI1) = 0U; - IR(SCI1,ERI1) = 0U; - IEN(SCI1,ERI1) = 0U; -} -/*********************************************************************************************************************** -* Function Name: R_SCI1_Serial_Receive -* Description : This function receives SCI1 data. -* Arguments : rx_buf - -* receive buffer pointer (Not used when receive data handled by DTC) -* rx_num - -* buffer size -* Return Value : status - -* MD_OK or MD_ARGERROR -***********************************************************************************************************************/ -MD_STATUS R_SCI1_Serial_Receive(uint8_t * const rx_buf, uint16_t rx_num) -{ - MD_STATUS status = MD_OK; - - if (rx_num < 1U) - { - status = MD_ARGERROR; - } - else - { - g_sci1_rx_count = 0U; - g_sci1_rx_length = rx_num; - gp_sci1_rx_address = rx_buf; - SCI1.SCR.BIT.RIE = 1U; - SCI1.SCR.BIT.RE = 1U; - } - - return (status); -} -/*********************************************************************************************************************** -* Function Name: R_SCI1_Serial_Send -* Description : This function transmits SCI1 data. -* Arguments : tx_buf - -* transfer buffer pointer (Not used when transmit data handled by DTC) -* tx_num - -* buffer size -* Return Value : status - -* MD_OK or MD_ARGERROR -***********************************************************************************************************************/ -MD_STATUS R_SCI1_Serial_Send(uint8_t * const tx_buf, uint16_t tx_num) -{ - MD_STATUS status = MD_OK; - - if (tx_num < 1U) - { - status = MD_ARGERROR; - } - else - { - gp_sci1_tx_address = tx_buf; - g_sci1_tx_count = tx_num; - /* Set TXD1 pin */ - PORT1.PMR.BYTE |= 0x40U; - SCI1.SCR.BIT.TIE = 1U; - SCI1.SCR.BIT.TE = 1U; - } - - return (status); -} - -/* Start user code for adding. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.h deleted file mode 100644 index e71ca6b83..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci.h +++ /dev/null @@ -1,307 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sci.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for SCI module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef SCI_H -#define SCI_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ - -/* - Serial mode register (SMR) -*/ -/* Clock select (CKS) */ -#define _00_SCI_CLOCK_PCLK (0x00U) /* PCLK */ -#define _01_SCI_CLOCK_PCLK_4 (0x01U) /* PCLK/4 */ -#define _02_SCI_CLOCK_PCLK_16 (0x02U) /* PCLK/16 */ -#define _03_SCI_CLOCK_PCLK_64 (0x03U) /* PCLK/64 */ -/* Multi-processor Mode (MP) */ -#define _00_SCI_MULTI_PROCESSOR_DISABLE (0x00U) /* Disable multiprocessor mode */ -#define _04_SCI_MULTI_PROCESSOR_ENABLE (0x04U) /* Enable multiprocessor mode */ -/* Stop bit length (STOP) */ -#define _00_SCI_STOP_1 (0x00U) /* 1 stop bit length */ -#define _08_SCI_STOP_2 (0x08U) /* 2 stop bits length */ -/* Parity mode (PM) */ -#define _00_SCI_PARITY_EVEN (0x00U) /* Parity even */ -#define _10_SCI_PARITY_ODD (0x10U) /* Parity odd */ -/* Parity enable (PE) */ -#define _00_SCI_PARITY_DISABLE (0x00U) /* Parity disable */ -#define _20_SCI_PARITY_ENABLE (0x20U) /* Parity enable */ -/* Character length (CHR) */ -#define _00_SCI_DATA_LENGTH_8 (0x00U) /* Data length 8 bits */ -#define _40_SCI_DATA_LENGTH_7 (0x40U) /* Data length 7 bits */ -/* Communications mode (CM) */ -#define _00_SCI_ASYNCHRONOUS_MODE (0x00U) /* Asynchronous mode */ -#define _80_SCI_CLOCK_SYNCHRONOUS_MODE (0x80U) /* Clock synchronous mode */ -/* Base clock pulse (BCP) */ -#define _00_SCI_32_93_CLOCK_CYCLES (0x00U) /* 32 or 93 clock cycles */ -#define _04_SCI_64_128_CLOCK_CYCLES (0x04U) /* 64 or 128 clock cycles */ -#define _08_SCI_186_372_CLOCK_CYCLES (0x08U) /* 186 or 372 clock cycles */ -#define _0C_SCI_256_512_CLOCK_CYCLES (0x0CU) /* 256 or 512 clock cycles */ -/* Block transfer mode (BLK) */ -#define _00_SCI_BLK_TRANSFER_DISABLE (0x00U) /* Block transfer disable */ -#define _40_SCI_BLK_TRANSFER_ENABLE (0x40U) /* Block transfer enable */ -/* GSM mode (GSM) */ -#define _00_SCI_GSM_DISABLE (0x00U) /* Normal mode operation */ -#define _80_SCI_GSM_ENABLE (0x80U) /* GSM mode operation */ - -/* - Serial control register (SCR) -*/ -/* Clock enable (CKE) */ -#define _00_SCI_INTERNAL_SCK_UNUSED (0x00U) /* Internal clock selected, SCK pin unused */ -#define _01_SCI_INTERNAL_SCK_OUTPUT (0x01U) /* Internal clock selected, SCK pin as clock output */ -#define _02_SCI_EXTERNAL (0x02U) /* External clock selected */ -#define _03_SCI_EXTERNAL (0x03U) /* External clock selected */ -/* Transmit end interrupt enable (TEIE) */ -#define _00_SCI_TEI_INTERRUPT_DISABLE (0x00U) /* TEI interrupt request disable */ -#define _04_SCI_TEI_INTERRUPT_ENABLE (0x04U) /* TEI interrupt request enable */ -/* Multi-processor interrupt enable (MPIE) */ -#define _00_SCI_MP_INTERRUPT_NORMAL (0x00U) /* Normal reception */ -#define _08_SCI_MP_INTERRUPT_SPECIAL (0x08U) /* Multi-processor ID reception */ -/* Receive enable (RE) */ -#define _00_SCI_RECEIVE_DISABLE (0x00U) /* Disable receive mode */ -#define _10_SCI_RECEIVE_ENABLE (0x10U) /* Enable receive mode */ -/* Transmit enable (TE) */ -#define _00_SCI_TRANSMIT_DISABLE (0x00U) /* Disable transmit mode */ -#define _20_SCI_TRANSMIT_ENABLE (0x20U) /* Enable transmit mode */ -/* Receive interrupt enable (RIE) */ -#define _00_SCI_RXI_ERI_DISABLE (0x00U) /* Disable RXI and ERI interrupt requests */ -#define _40_SCI_RXI_ERI_ENABLE (0x40U) /* Enable RXI and ERI interrupt requests */ -/* Transmit interrupt enable (TIE) */ -#define _00_SCI_TXI_DISABLE (0x00U) /* Disable TXI interrupt requests */ -#define _80_SCI_TXI_ENABLE (0x80U) /* Enable TXI interrupt requests */ - -/* - Serial status register (SSR) -*/ -/* Multi-Processor bit transfer (MPBT) */ -#define _00_SCI_SET_DATA_TRANSFER (0x00U) /* Set data transmission cycles */ -#define _01_SCI_SET_ID_TRANSFER (0x01U) /* Set ID transmission cycles */ -/* Multi-Processor (MPB) */ -#define _00_SCI_DATA_TRANSFER (0x00U) /* In data transmission cycles */ -#define _02_SCI_ID_TRANSFER (0x02U) /* In ID transmission cycles */ -/* Transmit end flag (TEND) */ -#define _00_SCI_TRANSMITTING (0x00U) /* A character is being transmitted */ -#define _04_SCI_TRANSMIT_COMPLETE (0x04U) /* Character transfer has been completed */ -/* Parity error flag (PER) */ -#define _08_SCI_PARITY_ERROR (0x08U) /* A parity error has occurred */ -/* Framing error flag (FER) */ -#define _10_SCI_FRAME_ERROR (0x10U) /* A framing error has occurred */ -/* Overrun error flag (ORER) */ -#define _20_SCI_OVERRUN_ERROR (0x20U) /* An overrun error has occurred */ - -/* - Smart card mode register (SCMR) -*/ -/* Smart card interface mode select (SMIF) */ -#define _00_SCI_SERIAL_MODE (0x00U) /* Serial communications interface mode */ -#define _01_SCI_SMART_CARD_MODE (0x01U) /* Smart card interface mode */ -/* Transmitted / received data invert (SINV) */ -#define _00_SCI_DATA_INVERT_NONE (0x00U) /* Data is not inverted */ -#define _04_SCI_DATA_INVERTED (0x04U) /* Data is inverted */ -/* Transmitted / received data transfer direction (SDIR) */ -#define _00_SCI_DATA_LSB_FIRST (0x00U) /* Transfer data LSB first */ -#define _08_SCI_DATA_MSB_FIRST (0x08U) /* Transfer data MSB first */ -/* Base clock pulse 2 (BCP2) */ -#define _00_SCI_93_128_186_512_CLK (0x00U) /* 93, 128, 186, or 512 clock cycles */ -#define _80_SCI_32_64_256_372_CLK (0x80U) /* 32, 64, 256, or 372 clock cycles */ -#define _72_SCI_SCMR_DEFAULT (0x72U) /* Write default value of SCMR */ - -/* - Serial extended mode register (SEMR) -*/ -/* Asynchronous Mode Clock Source Select (ACS0) */ -#define _00_SCI_ASYNC_SOURCE_EXTERNAL (0x00U) /* External clock input */ -#define _01_SCI_ASYNC_SOURCE_TMR (0x01U) /* Logical AND of two clock cycles output from TMR */ -/* Asynchronous mode base clock select (ABCS) */ -#define _00_SCI_16_BASE_CLOCK (0x00U) /* Selects 16 base clock cycles for 1 bit period */ -#define _10_SCI_8_BASE_CLOCK (0x10U) /* Selects 8 base clock cycles for 1 bit period */ -/* Digital noise filter function enable (NFEN) */ -#define _00_SCI_NOISE_FILTER_DISABLE (0x00U) /* Noise filter is disabled */ -#define _20_SCI_NOISE_FILTER_ENABLE (0x20U) /* Noise filter is enabled */ -/* Asynchronous start bit edge detections select (RXDESEL) */ -#define _00_SCI_LOW_LEVEL_START_BIT (0x00U) /* Low level on RXDn pin selected as start bit */ -#define _80_SCI_FALLING_EDGE_START_BIT (0x80U) /* Falling edge on RXDn pin selected as start bit */ - -/* - Noise filter setting register (SNFR) -*/ -/* Noise filter clock select (NFCS) */ -#define _00_SCI_ASYNC_DIV_1 (0x00U) /* Clock signal divided by 1 is used with the noise filter */ -#define _01_SCI_IIC_DIV_1 (0x01U) /* Clock signal divided by 1 is used with the noise filter */ -#define _02_SCI_IIC_DIV_2 (0x02U) /* Clock signal divided by 2 is used with the noise filter */ -#define _03_SCI_IIC_DIV_4 (0x03U) /* Clock signal divided by 4 is used with the noise filter */ -#define _04_SCI_IIC_DIV_8 (0x04U) /* Clock signal divided by 8 is used with the noise filter */ - -/* - I2C mode register 1 (SIMR1) -*/ -/* Simple IIC mode select (IICM) */ -#define _00_SCI_SERIAL_SMART_CARD_MODE (0x00U) /* Serial or smart card mode */ -#define _01_SCI_IIC_MODE (0x01U) /* Simple IIC mode */ - -/* - I2C mode register 2 (SIMR2) -*/ -/* IIC interrupt mode select (IICINTM) */ -#define _00_SCI_ACK_NACK_INTERRUPTS (0x00U) /* Use ACK/NACK interrupts */ -#define _01_SCI_RX_TX_INTERRUPTS (0x01U) /* Use reception/transmission interrupts */ -/* Clock synchronization (IICCSC) */ -#define _00_SCI_NO_SYNCHRONIZATION (0x00U) /* No synchronization with the clock signal */ -#define _02_SCI_SYNCHRONIZATION (0x02U) /* Synchronization with the clock signal */ -/* ACK transmission data (IICACKT) */ -#define _00_SCI_ACK_TRANSMISSION (0x00U) /* ACK transmission */ -#define _20_SCI_NACK_TRANSMISSION (0x20U) /* NACK transmission and reception of ACK/NACK */ - -/* - I2C mode register 3 (SIMR3) -*/ -/* Start condition generation (IICSTAREQ) */ -#define _00_SCI_START_CONDITION_OFF (0x00U) /* Start condition is not generated */ -#define _01_SCI_START_CONDITION_ON (0x01U) /* Start condition is generated */ -/* Restart condition generation (IICRSTAREQ) */ -#define _00_SCI_RESTART_CONDITION_OFF (0x00U) /* Restart condition is not generated */ -#define _02_SCI_RESTART_CONDITION_ON (0x02U) /* Restart condition is generated */ -/* Stop condition generation (IICSTPREQ) */ -#define _00_SCI_STOP_CONDITION_OFF (0x00U) /* Stop condition is not generated */ -#define _04_SCI_STOP_CONDITION_ON (0x04U) /* Stop condition is generated */ -/* Issuing of start, restart, or sstop condition completed flag (IICSTIF) */ -#define _00_SCI_CONDITION_GENERATED (0x00U) /* No requests to generate conditions/conditions generated */ -#define _08_SCI_GENERATION_COMPLETED (0x08U) /* All request generation has been completed */ -/* SSDA output select (IICSDAS) */ -#define _00_SCI_SSDA_DATA_OUTPUT (0x00U) /* SSDA output is serial data output */ -#define _10_SCI_SSDA_START_RESTART_STOP_CONDITION (0x10U) /* SSDA output generates start, restart or stop condition */ -#define _20_SCI_SSDA_LOW_LEVEL (0x20U) /* SSDA output low level */ -#define _30_SCI_SSDA_HIGH_IMPEDANCE (0x30U) /* SSDA output high impedance */ -/* SSCL output select (IICSCLS) */ -#define _00_SCI_SSCL_CLOCK_OUTPUT (0x00U) /* SSCL output is serial clock output */ -#define _40_SCI_SSCL_START_RESTART_STOP_CONDITION (0x40U) /* SSCL output generates start, restart or stop condition */ -#define _80_SCI_SSCL_LOW_LEVEL (0x80U) /* SSCL output low level */ -#define _C0_SCI_SSCL_HIGH_IMPEDANCE (0xC0U) /* SSCL output high impedance */ - -/* - I2C status register (SISR) -*/ -/* ACK reception data flag (IICACKR) */ -#define _00_SCI_ACK_RECEIVED (0x00U) /* ACK received */ -#define _01_SCI_NACK_RECEIVED (0x01U) /* NACK received */ - -/* - SPI mode register (SPMR) -*/ -/* SS pin function enable (SSE) */ -#define _00_SCI_SS_PIN_DISABLE (0x00U) /* SS pin function disabled */ -#define _01_SCI_SS_PIN_ENABLE (0x01U) /* SS pin function enabled */ -/* CTS enable (CTSE) */ -#define _00_SCI_RTS (0x00U) /* RTS function is enabled */ -#define _02_SCI_CTS (0x02U) /* CTS function is disabled */ -/* Master slave select (MSS) */ -#define _00_SCI_SPI_MASTER (0x00U) /* Master mode */ -#define _04_SCI_SPI_SLAVE (0x04U) /* Slave mode */ -/* Mode fault flag (MFF) */ -#define _00_SCI_NO_MODE_FAULT (0x00U) /* No mode fault */ -#define _10_SCI_MODE_FAULT (0x10U) /* Mode fault */ -/* Clock polarity select (CKPOL) */ -#define _00_SCI_CLOCK_NOT_INVERTED (0x00U) /* Clock polarity is not inverted */ -#define _40_SCI_CLOCK_INVERTED (0x40U) /* Clock polarity is inverted */ -/* Clock phase select (CKPH) */ -#define _00_SCI_CLOCK_NOT_DELAYED (0x00U) /* Clock is not delayed */ -#define _80_SCI_CLOCK_DELAYED (0x80U) /* Clock is delayed */ - -/* - Interrupt Source Priority Register n (IPRn) -*/ -/* Interrupt Priority Level Select (IPR[3:0]) */ -#define _00_SCI_PRIORITY_LEVEL0 (0x00U) /* Level 0 (interrupt disabled) */ -#define _01_SCI_PRIORITY_LEVEL1 (0x01U) /* Level 1 */ -#define _02_SCI_PRIORITY_LEVEL2 (0x02U) /* Level 2 */ -#define _03_SCI_PRIORITY_LEVEL3 (0x03U) /* Level 3 */ -#define _04_SCI_PRIORITY_LEVEL4 (0x04U) /* Level 4 */ -#define _05_SCI_PRIORITY_LEVEL5 (0x05U) /* Level 5 */ -#define _06_SCI_PRIORITY_LEVEL6 (0x06U) /* Level 6 */ -#define _07_SCI_PRIORITY_LEVEL7 (0x07U) /* Level 7 */ -#define _08_SCI_PRIORITY_LEVEL8 (0x08U) /* Level 8 */ -#define _09_SCI_PRIORITY_LEVEL9 (0x09U) /* Level 9 */ -#define _0A_SCI_PRIORITY_LEVEL10 (0x0AU) /* Level 10 */ -#define _0B_SCI_PRIORITY_LEVEL11 (0x0BU) /* Level 11 */ -#define _0C_SCI_PRIORITY_LEVEL12 (0x0CU) /* Level 12 */ -#define _0D_SCI_PRIORITY_LEVEL13 (0x0DU) /* Level 13 */ -#define _0E_SCI_PRIORITY_LEVEL14 (0x0EU) /* Level 14 */ -#define _0F_SCI_PRIORITY_LEVEL15 (0x0FU) /* Level 15 (highest) */ - -/* - Transfer status control value -*/ -/* Simple IIC Transmit Receive Flag */ -#define _80_SCI_IIC_TRANSMISSION (0x80U) -#define _00_SCI_IIC_RECEPTION (0x00U) -/* Simple IIC Start Stop Flag */ -#define _80_SCI_IIC_START_CYCLE (0x80U) -#define _00_SCI_IIC_STOP_CYCLE (0x00U) -/* Multiprocessor Asynchronous Communication Flag */ -#define _80_SCI_ID_TRANSMISSION_CYCLE (0x80U) -#define _00_SCI_DATA_TRANSMISSION_CYCLE (0x00U) - - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -void R_SCI1_Create(void); -void R_SCI1_Start(void); -void R_SCI1_Stop(void); -MD_STATUS R_SCI1_Serial_Send(uint8_t * const tx_buf, uint16_t tx_num); -MD_STATUS R_SCI1_Serial_Receive(uint8_t * const rx_buf, uint16_t rx_num); -static void r_sci1_callback_transmitend(void); -static void r_sci1_callback_receiveend(void); -static void r_sci1_callback_receiveerror(void); - -/* Start user code for function. Do not edit comment generated here */ - -/* Some of the code in this file is generated using "Code Generator" for e2 studio. - * Warnings exist in this module. */ - -/* Exported functions used to transmit a number of bytes and wait for completion */ -MD_STATUS R_SCI1_AsyncTransmit (uint8_t * const tx_buf, const uint16_t tx_num); - -/* Character is used to receive key presses from PC terminal */ -extern uint8_t g_rx_char; - -/* Flag used to control transmission to PC terminal */ -extern volatile uint8_t g_tx_flag; - -/* End user code. Do not edit comment generated here */ -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci_user.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci_user.c deleted file mode 100644 index aec0de101..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_sci_user.c +++ /dev/null @@ -1,252 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_sci_user.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file implements device driver for SCI module. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_sci.h" -/* Start user code for include. Do not edit comment generated here */ -#include "rskrx113def.h" -//_RB_#include "r_cg_cmt.h" -/* End user code. Do not edit comment generated here */ -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ -extern uint8_t * gp_sci1_tx_address; /* SCI1 send buffer address */ -extern uint16_t g_sci1_tx_count; /* SCI1 send data number */ -extern uint8_t * gp_sci1_rx_address; /* SCI1 receive buffer address */ -extern uint16_t g_sci1_rx_count; /* SCI1 receive data number */ -extern uint16_t g_sci1_rx_length; /* SCI1 receive data length */ -/* Start user code for global. Do not edit comment generated here */ - -/* Global used to receive a character from the PC terminal */ -uint8_t g_rx_char; - -/* Flag used to control transmission to PC terminal */ -volatile uint8_t g_tx_flag = FALSE; - -/* Flag used locally to detect transmission complete */ -static volatile uint8_t sci1_txdone; - -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -* Function Name: r_sci1_transmit_interrupt -* Description : None -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -#if FAST_INTERRUPT_VECTOR == VECT_SCI1_TXI1 -#pragma interrupt r_sci1_transmit_interrupt(vect=VECT(SCI1,TXI1),fint) -#else -#pragma interrupt r_sci1_transmit_interrupt(vect=VECT(SCI1,TXI1)) -#endif -static void r_sci1_transmit_interrupt(void) -{ - if (g_sci1_tx_count > 0U) - { - SCI1.TDR = *gp_sci1_tx_address; - gp_sci1_tx_address++; - g_sci1_tx_count--; - } - else - { - SCI1.SCR.BIT.TIE = 0U; - SCI1.SCR.BIT.TEIE = 1U; - } -} -/*********************************************************************************************************************** -* Function Name: r_sci1_transmitend_interrupt -* Description : None -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -#if FAST_INTERRUPT_VECTOR == VECT_SCI1_TEI1 -#pragma interrupt r_sci1_transmitend_interrupt(vect=VECT(SCI1,TEI1),fint) -#else -#pragma interrupt r_sci1_transmitend_interrupt(vect=VECT(SCI1,TEI1)) -#endif -static void r_sci1_transmitend_interrupt(void) -{ - /* Set TXD1 pin */ - PORT1.PMR.BYTE &= 0xBFU; - SCI1.SCR.BIT.TIE = 0U; - SCI1.SCR.BIT.TE = 0U; - SCI1.SCR.BIT.TEIE = 0U; - - r_sci1_callback_transmitend(); -} -/*********************************************************************************************************************** -* Function Name: r_sci1_receive_interrupt -* Description : None -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -#if FAST_INTERRUPT_VECTOR == VECT_SCI1_RXI1 -#pragma interrupt r_sci1_receive_interrupt(vect=VECT(SCI1,RXI1),fint) -#else -#pragma interrupt r_sci1_receive_interrupt(vect=VECT(SCI1,RXI1)) -#endif -static void r_sci1_receive_interrupt(void) -{ - if (g_sci1_rx_length > g_sci1_rx_count) - { - *gp_sci1_rx_address = SCI1.RDR; - gp_sci1_rx_address++; - g_sci1_rx_count++; - - if (g_sci1_rx_length == g_sci1_rx_count) - { - r_sci1_callback_receiveend(); - } - } -} -/*********************************************************************************************************************** -* Function Name: r_sci1_receiveerror_interrupt -* Description : None -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -#if FAST_INTERRUPT_VECTOR == VECT_SCI1_ERI1 -#pragma interrupt r_sci1_receiveerror_interrupt(vect=VECT(SCI1,ERI1),fint) -#else -#pragma interrupt r_sci1_receiveerror_interrupt(vect=VECT(SCI1,ERI1)) -#endif -static void r_sci1_receiveerror_interrupt(void) -{ - uint8_t err_type; - - r_sci1_callback_receiveerror(); - - /* Clear overrun, framing and parity error flags */ - err_type = SCI1.SSR.BYTE; - SCI1.SSR.BYTE = err_type & 0xC7U; -} -/*********************************************************************************************************************** -* Function Name: r_sci1_callback_transmitend -* Description : This function is a callback function when SCI1 finishes transmission. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -static void r_sci1_callback_transmitend(void) -{ - /* Start user code. Do not edit comment generated here */ - sci1_txdone = TRUE; - - /* End user code. Do not edit comment generated here */ -} -/*********************************************************************************************************************** -* Function Name: r_sci1_callback_receiveend -* Description : This function is a callback function when SCI1 finishes reception. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -static void r_sci1_callback_receiveend(void) -{ - /* Start user code. Do not edit comment generated here */ - /* Check the contents of g_rx_char */ - if ('z' == g_rx_char) - { - /* Stop the timer used to control transmission to PC terminal*/ -//_RB_ R_CMT0_Stop(); - - /* Turn off LED0 and turn on LED1 to indicate serial transmission - inactive */ - LED0 = LED_OFF; - LED1 = LED_ON; - } - else - { - /* Start the timer used to control transmission to PC terminal*/ -//_RB_ R_CMT0_Start(); - - /* Turn on LED0 and turn off LED1 to indicate serial transmission - active */ - LED0 = LED_ON; - LED1 = LED_OFF; - } - - /* Set up SCI1 receive buffer again */ - R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); - - /* End user code. Do not edit comment generated here */ -} -/*********************************************************************************************************************** -* Function Name: r_sci1_callback_receiveerror -* Description : This function is a callback function when SCI1 reception encounters error. -* Arguments : None -* Return Value : None -***********************************************************************************************************************/ -static void r_sci1_callback_receiveerror(void) -{ - /* Start user code. Do not edit comment generated here */ - /* End user code. Do not edit comment generated here */ -} - -/* Start user code for adding. Do not edit comment generated here */ -/*********************************************************************************************************************** - * Function Name: R_SCI1_AsyncTransmit - * Description : This function sends SCI1 data and waits for the transmit end flag. - * Arguments : tx_buf - - * transfer buffer pointer - * tx_num - - * buffer size - * Return Value : status - - * MD_OK or MD_ARGERROR - ***********************************************************************************************************************/ -MD_STATUS R_SCI1_AsyncTransmit (uint8_t * const tx_buf, const uint16_t tx_num) -{ - MD_STATUS status = MD_OK; - - /* clear the flag before initiating a new transmission */ - sci1_txdone = FALSE; - - /* Send the data using the API */ - status = R_SCI1_Serial_Send(tx_buf, tx_num); - - /* Wait for the transmit end flag */ - while (FALSE == sci1_txdone) - { - /* Wait */ - } - return (status); -} -/*********************************************************************************************************************** - * End of function R_SCI1_AsyncTransmit - ***********************************************************************************************************************/ - -/* End user code. Do not edit comment generated here */ diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_stacksct.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_stacksct.h deleted file mode 100644 index 6545c3fe9..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_stacksct.h +++ /dev/null @@ -1,50 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_stacksct.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : Setting of Stack area. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef _STACKSCT_H -#define _STACKSCT_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -#pragma stacksize su=0x100 -#pragma stacksize si=0x300 - - -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_userdefine.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_userdefine.h deleted file mode 100644 index d5e1b6ab8..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_userdefine.h +++ /dev/null @@ -1,40 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_userdefine.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file includes user definition. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef _USER_DEF_H -#define _USER_DEF_H - -/*********************************************************************************************************************** -User definitions -***********************************************************************************************************************/ -#define FAST_INTERRUPT_VECTOR 0 - -/* Start user code for function. Do not edit comment generated here */ -#define TRUE (1) -#define FALSE (0) -/* End user code. Do not edit comment generated here */ -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vect.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vect.h deleted file mode 100644 index 393a440d9..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vect.h +++ /dev/null @@ -1,67 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_vect.h -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file contains definition of vector. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ -#ifndef _VECT_H -#define _VECT_H - -/*********************************************************************************************************************** -Macro definitions (Register bit) -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Macro definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Typedef definitions -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Global functions -***********************************************************************************************************************/ -/* Undefined */ -#pragma interrupt (r_undefined_exception) -void r_undefined_exception(void); - -/* Reserved */ -#pragma interrupt (r_reserved_exception) -void r_reserved_exception(void); - -/* NMI */ -#pragma interrupt (r_nmi_exception) -void r_nmi_exception(void); - -/* BRK */ -#pragma interrupt (r_brk_exception(vect=0)) -void r_brk_exception(void); - -/*;<> */ -/*;Power On Reset PC */ -extern void PowerON_Reset(void); -/*;<> */ - -#endif \ No newline at end of file diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vecttbl.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vecttbl.c deleted file mode 100644 index f8e065dc4..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/cg_src/r_cg_vecttbl.c +++ /dev/null @@ -1,104 +0,0 @@ -/*********************************************************************************************************************** -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. -* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED -* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND -* NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY -* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, -* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR -* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved. -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -* File Name : r_cg_vecttbl.c -* Version : Code Generator for RX113 V1.02.01.02 [28 May 2015] -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* Description : This file initializes the vector table. -* Creation Date: 21/09/2015 -***********************************************************************************************************************/ - -/*********************************************************************************************************************** -Pragma directive -***********************************************************************************************************************/ -/* Start user code for pragma. Do not edit comment generated here */ -/* End user code. Do not edit comment generated here */ - -/*********************************************************************************************************************** -Includes -***********************************************************************************************************************/ -#include "r_cg_macrodriver.h" -#include "r_cg_vect.h" -#include "r_cg_userdefine.h" - -/*********************************************************************************************************************** -Global variables and functions -***********************************************************************************************************************/ - -#pragma section C FIXEDVECT - -void (*const Fixed_Vectors[])(void) = { -/*;0xffffffd0 Exception(Supervisor Instruction) */ - r_undefined_exception, -/*;0xffffffd4 Reserved */ - r_undefined_exception, -/*;0xffffffd8 Reserved */ - r_reserved_exception, -/*;0xffffffdc Exception(Undefined Instruction) */ - r_undefined_exception, -/*;0xffffffe0 Reserved */ - r_reserved_exception, -/*;0xffffffe4 Reserved */ - r_reserved_exception, -/*;0xffffffe8 Reserved */ - r_reserved_exception, -/*;0xffffffec Reserved */ - r_reserved_exception, -/*;0xfffffff0 Reserved */ - r_reserved_exception, -/*;0xfffffff4 Reserved */ - r_reserved_exception, -/*;0xfffffff8 NMI */ - r_nmi_exception, -/*;0xfffffffc RESET */ -/*;<> */ -/*;Power On Reset PC */ - /*(void*)*/ PowerON_Reset -/*;<> */ -}; - -/* MDE register (Single Chip Mode) */ -#pragma address _MDEreg=0xffffff80 -#ifdef __BIG - /* Big endian*/ - const unsigned long _MDEreg = 0xfffffff8; -#else - /* Little endian */ - const unsigned long _MDEreg = 0xffffffff; -#endif - -/* Set option bytes */ -#pragma address OFS0_location = 0xFFFFFF8CUL -#pragma address OFS1_location = 0xFFFFFF88UL -volatile const uint32_t OFS0_location = 0xFFFFFFFFUL; -volatile const uint32_t OFS1_location = 0xFFFFFFFFUL; - -/* Start user code for adding. Do not edit comment generated here */ -/* ID codes (Default) */ -#pragma address id_code=0xffffffa0 -const unsigned long id_code[4] = { - 0xffffffff, - 0xffffffff, - 0xffffffff, - 0xffffffff, -}; -/* End user code. Do not edit comment generated here */ - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/iodefine.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/iodefine.h deleted file mode 100644 index e84e3c2a2..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/iodefine.h +++ /dev/null @@ -1,6701 +0,0 @@ - -/********************************************************************************* -* -* Device : RX/RX100/RX113 -* -* File Name : iodefine.h -* -* Abstract : Definition of I/O Register. -* -* History : 0.4 (2013-11-18) [Hardware Manual Revision : 0.40] -* : 0.5 (2014-01-05) [Hardware Manual Revision : 0.50] -* : 1.0 (2014-07-22) [Hardware Manual Revision : 1.00] -* -* NOTE : THIS IS A TYPICAL EXAMPLE. -* -* Copyright (C) 2013 (2014) Renesas Electronics Corporation and -* Renesas Solutions Corp. All rights reserved. -* -*********************************************************************************/ -/********************************************************************************/ -/* */ -/* DESCRIPTION : Definition of ICU Register */ -/* CPU TYPE : RX113 */ -/* */ -/* Usage : IR,DTCER,IER,IPR of ICU Register */ -/* The following IR, DTCE, IEN, IPR macro functions simplify usage. */ -/* The bit access operation is "Bit_Name(interrupt source,name)". */ -/* A part of the name can be omitted. */ -/* for example : */ -/* IR(MTU0,TGIA0) = 0; expands to : */ -/* ICU.IR[114].BIT.IR = 0; */ -/* */ -/* DTCE(ICU,IRQ0) = 1; expands to : */ -/* ICU.DTCER[64].BIT.DTCE = 1; */ -/* */ -/* IEN(CMT0,CMI0) = 1; expands to : */ -/* ICU.IER[0x03].BIT.IEN4 = 1; */ -/* */ -/* Usage : #pragma interrupt Function_Identifier(vect=**) */ -/* The number of vector is "(interrupt source, name)". */ -/* for example : */ -/* #pragma interrupt INT_IRQ0(vect=VECT(ICU,IRQ0)) expands to : */ -/* #pragma interrupt INT_IRQ0(vect=64) */ -/* #pragma interrupt INT_CMT0_CMI0(vect=VECT(CMT0,CMI0)) expands to : */ -/* #pragma interrupt INT_CMT0_CMI0(vect=28) */ -/* #pragma interrupt INT_MTU0_TGIA0(vect=VECT(MTU0,TGIA0)) expands to : */ -/* #pragma interrupt INT_MTU0_TGIA0(vect=114) */ -/* */ -/* Usage : MSTPCRA,MSTPCRB,MSTPCRC of SYSTEM Register */ -/* The bit access operation is "MSTP(name)". */ -/* The name that can be used is a macro name defined with "iodefine.h". */ -/* for example : */ -/* MSTP(TMR2) = 0; // TMR23,TMR2,TMR3 expands to : */ -/* SYSTEM.MSTPCRA.BIT.MSTPA4 = 0; */ -/* MSTP(SCI0) = 0; // SCI0,SMCI0 expands to : */ -/* SYSTEM.MSTPCRB.BIT.MSTPB31 = 0; */ -/* MSTP(MTU4) = 0; // MTU,MTU0,MTU1,MTU2,MTU3,MTU4,MTU5 expands to : */ -/* SYSTEM.MSTPCRA.BIT.MSTPA9 = 0; */ -/* MSTP(CMT3) = 0; // CMT2,CMT3 expands to : */ -/* SYSTEM.MSTPCRA.BIT.MSTPA14 = 0; */ -/* */ -/* */ -/********************************************************************************/ -#ifndef __RX113IODEFINE_HEADER__ -#define __RX113IODEFINE_HEADER__ -#pragma bit_order left -#pragma unpack -struct st_bsc { - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char STSCLR:1; - } BIT; - } BERCLR; - char wk0[3]; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char TOEN:1; - unsigned char IGAEN:1; - } BIT; - } BEREN; - char wk1[3]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char MST:3; - unsigned char :2; - unsigned char TO:1; - unsigned char IA:1; - } BIT; - } BERSR1; - char wk2[1]; - union { - unsigned short WORD; - struct { - unsigned short ADDR:13; - } BIT; - } BERSR2; - char wk3[4]; - union { - unsigned short WORD; - struct { - unsigned short :4; - unsigned short BPFB:2; - unsigned short :2; - unsigned short BPGB:2; - unsigned short BPIB:2; - unsigned short BPRO:2; - unsigned short BPRA:2; - } BIT; - } BUSPRI; -}; - -struct st_cac { - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char CFME:1; - } BIT; - } CACR0; - union { - unsigned char BYTE; - struct { - unsigned char EDGES:2; - unsigned char TCSS:2; - unsigned char FMCS:3; - unsigned char CACREFE:1; - } BIT; - } CACR1; - union { - unsigned char BYTE; - struct { - unsigned char DFS:2; - unsigned char RCDS:2; - unsigned char RSCS:3; - unsigned char RPS:1; - } BIT; - } CACR2; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char OVFFCL:1; - unsigned char MENDFCL:1; - unsigned char FERRFCL:1; - unsigned char :1; - unsigned char OVFIE:1; - unsigned char MENDIE:1; - unsigned char FERRIE:1; - } BIT; - } CAICR; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char OVFF:1; - unsigned char MENDF:1; - unsigned char FERRF:1; - } BIT; - } CASTR; - char wk0[1]; - unsigned short CAULVR; - unsigned short CALLVR; - unsigned short CACNTBR; -}; - -struct st_cmpb { - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char CPB1INI:1; - unsigned char :3; - unsigned char CPB0INI:1; - } BIT; - } CPBCNT1; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char CPB1WCP:1; - unsigned char :3; - unsigned char CPB0WCP:1; - } BIT; - } CPBCNT2; - union { - unsigned char BYTE; - struct { - unsigned char CPB1OUT:1; - unsigned char :3; - unsigned char CPB0OUT:1; - } BIT; - } CPBFLG; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char CPB1INTPL:1; - unsigned char CPB1INTEG:1; - unsigned char CPB1INTEN:1; - unsigned char :1; - unsigned char CPB0INTPL:1; - unsigned char CPB0INTEG:1; - unsigned char CPB0INTEN:1; - } BIT; - } CPBINT; - union { - unsigned char BYTE; - struct { - unsigned char CPB1F:2; - unsigned char :1; - unsigned char CPB1FEN:1; - unsigned char CPB0F:2; - unsigned char :1; - unsigned char CPB0FEN:1; - } BIT; - } CPBF; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char CPBSPDMD:1; - } BIT; - } CPBMD; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char CPB1VRF:1; - unsigned char :3; - unsigned char CPB0VRF:1; - } BIT; - } CPBREF; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char CPB1OP:1; - unsigned char CPB1OE:1; - unsigned char :2; - unsigned char CPB0OP:1; - unsigned char CPB0OE:1; - } BIT; - } CPBOCR; -}; - -struct st_cmt { - union { - unsigned short WORD; - struct { - unsigned short :14; - unsigned short STR1:1; - unsigned short STR0:1; - } BIT; - } CMSTR0; - char wk0[14]; - union { - unsigned short WORD; - struct { - unsigned short :14; - unsigned short STR3:1; - unsigned short STR2:1; - } BIT; - } CMSTR1; -}; - -struct st_cmt0 { - union { - unsigned short WORD; - struct { - unsigned short :9; - unsigned short CMIE:1; - unsigned short :4; - unsigned short CKS:2; - } BIT; - } CMCR; - unsigned short CMCNT; - unsigned short CMCOR; -}; - -struct st_crc { - union { - unsigned char BYTE; - struct { - unsigned char DORCLR:1; - unsigned char :4; - unsigned char LMS:1; - unsigned char GPS:2; - } BIT; - } CRCCR; - unsigned char CRCDIR; - unsigned short CRCDOR; -}; - -struct st_ctsu { - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char CTSUINIT:1; - unsigned char CTSUIOC:1; - unsigned char CTSUSNZ:1; - unsigned char CTSUCAP:1; - unsigned char CTSUSTRT:1; - } BIT; - } CTSUCR0; - union { - unsigned char BYTE; - struct { - unsigned char CTSUMD:2; - unsigned char CTSUCLK:2; - unsigned char CTSUATUNE1:1; - unsigned char CTSUATUNE0:1; - unsigned char CTSUCSW:1; - unsigned char CTSUPON:1; - } BIT; - } CTSUCR1; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char CTSUSOFF:1; - unsigned char CTSUPRMODE:2; - unsigned char CTSUPRRATIO:4; - } BIT; - } CTSUSDPRS; - union { - unsigned char BYTE; - struct { - unsigned char CTSUSST:8; - } BIT; - } CTSUSST; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char CTSUMCH0:4; - } BIT; - } CTSUMCH0; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char CTSUMCH1:4; - } BIT; - } CTSUMCH1; - union { - unsigned char BYTE; - struct { - unsigned char CTSUCHAC07:1; - unsigned char CTSUCHAC06:1; - unsigned char CTSUCHAC05:1; - unsigned char CTSUCHAC04:1; - unsigned char CTSUCHAC03:1; - unsigned char CTSUCHAC02:1; - unsigned char CTSUCHAC01:1; - unsigned char CTSUCHAC00:1; - } BIT; - } CTSUCHAC0; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char CTSUCHAC13:1; - unsigned char CTSUCHAC12:1; - unsigned char CTSUCHAC11:1; - unsigned char CTSUCHAC10:1; - } BIT; - } CTSUCHAC1; - char wk0[3]; - union { - unsigned char BYTE; - struct { - unsigned char CTSUCHTRC07:1; - unsigned char CTSUCHTRC06:1; - unsigned char CTSUCHTRC05:1; - unsigned char CTSUCHTRC04:1; - unsigned char CTSUCHTRC03:1; - unsigned char CTSUCHTRC02:1; - unsigned char CTSUCHTRC01:1; - unsigned char CTSUCHTRC00:1; - } BIT; - } CTSUCHTRC0; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char CTSUCHTRC13:1; - unsigned char CTSUCHTRC12:1; - unsigned char CTSUCHTRC11:1; - unsigned char CTSUCHTRC10:1; - } BIT; - } CTSUCHTRC1; - char wk1[3]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char CTSUSSCNT:2; - unsigned char :2; - unsigned char CTSUSSMOD:2; - } BIT; - } CTSUDCLKC; - union { - unsigned char BYTE; - struct { - unsigned char CTSUPS:1; - unsigned char CTSUROVF:1; - unsigned char CTSUSOVF:1; - unsigned char CTSUDTSR:1; - unsigned char :1; - unsigned char CTSUSTC:3; - } BIT; - } CTSUST; - union { - unsigned short WORD; - struct { - unsigned short :4; - unsigned short CTSUSSDIV:4; - } BIT; - } CTSUSSC; - union { - unsigned short WORD; - struct { - unsigned short CTSUSNUM:6; - unsigned short CTSUSO:10; - } BIT; - } CTSUSO0; - union { - unsigned short WORD; - struct { - unsigned short :1; - unsigned short CTSUICOG:2; - unsigned short CTSUSDPA:5; - unsigned short CTSURICOA:8; - } BIT; - } CTSUSO1; - union { - unsigned short WORD; - struct { - unsigned short CTSUSC:16; - } BIT; - } CTSUSC; - union { - unsigned short WORD; - struct { - unsigned short CTSURC:16; - } BIT; - } CTSURC; - union { - unsigned short WORD; - struct { - unsigned short CTSUICOMP:1; - } BIT; - } CTSUERRS; -}; - -struct st_da { - unsigned short DADR0; - unsigned short DADR1; - union { - unsigned char BYTE; - struct { - unsigned char DAOE1:1; - unsigned char DAOE0:1; - } BIT; - } DACR; - union { - unsigned char BYTE; - struct { - unsigned char DPSEL:1; - } BIT; - } DADPR; - union { - unsigned char BYTE; - struct { - unsigned char DAADST:1; - } BIT; - } DAADSCR; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char REF:3; - } BIT; - } DAVREFCR; -}; - -struct st_doc { - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char DOPCFCL:1; - unsigned char DOPCF:1; - unsigned char DOPCIE:1; - unsigned char :1; - unsigned char DCSEL:1; - unsigned char OMS:2; - } BIT; - } DOCR; - char wk0[1]; - unsigned short DODIR; - unsigned short DODSR; -}; - -struct st_dtc { - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char RRS:1; - } BIT; - } DTCCR; - char wk0[3]; - void *DTCVBR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char SHORT:1; - } BIT; - } DTCADMOD; - char wk1[3]; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char DTCST:1; - } BIT; - } DTCST; - char wk2[1]; - union { - unsigned short WORD; - struct { - unsigned short ACT:1; - unsigned short :7; - unsigned short VECN:8; - } BIT; - } DTCSTS; -}; - -struct st_elc { - union { - unsigned char BYTE; - struct { - unsigned char ELCON:1; - } BIT; - } ELCR; - union { - unsigned char BYTE; - struct { - unsigned char ELS:8; - } BIT; - } ELSR[26]; - char wk0[4]; - union { - unsigned char BYTE; - struct { - unsigned char MTU3MD:2; - unsigned char MTU2MD:2; - unsigned char MTU1MD:2; - } BIT; - } ELOPA; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char MTU4MD:2; - } BIT; - } ELOPB; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char CMT1MD:2; - } BIT; - } ELOPC; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char TMR2MD:2; - unsigned char :2; - unsigned char TMR0MD:2; - } BIT; - } ELOPD; - union { - unsigned char BYTE; - struct { - unsigned char PGR7:1; - unsigned char PGR6:1; - unsigned char PGR5:1; - unsigned char PGR4:1; - unsigned char PGR3:1; - unsigned char PGR2:1; - unsigned char PGR1:1; - unsigned char PGR0:1; - } BIT; - } PGR1; - char wk1[1]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char PGCO:3; - unsigned char :1; - unsigned char PGCOVE:1; - unsigned char PGCI:2; - } BIT; - } PGC1; - char wk2[1]; - union { - unsigned char BYTE; - struct { - unsigned char PDBF7:1; - unsigned char PDBF6:1; - unsigned char PDBF5:1; - unsigned char PDBF4:1; - unsigned char PDBF3:1; - unsigned char PDBF2:1; - unsigned char PDBF1:1; - unsigned char PDBF0:1; - } BIT; - } PDBF1; - char wk3[1]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char PSM:2; - unsigned char PSP:2; - unsigned char PSB:3; - } BIT; - } PEL0; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char PSM:2; - unsigned char PSP:2; - unsigned char PSB:3; - } BIT; - } PEL1; - char wk4[2]; - union { - unsigned char BYTE; - struct { - unsigned char WI:1; - unsigned char WE:1; - unsigned char :5; - unsigned char SEG:1; - } BIT; - } ELSEGR; -}; - -struct st_flash { - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char DFLEN:1; - } BIT; - } DFLCTL; - char wk0[31]; - union { - unsigned short WORD; - struct { - unsigned short :7; - unsigned short SASMF:1; - } BIT; - } FSCMR; - unsigned short FAWSMR; - unsigned short FAWEMR; - union { - unsigned char BYTE; - struct { - unsigned char SAS:2; - unsigned char :1; - unsigned char PCKA:5; - } BIT; - } FISR; - union { - unsigned char BYTE; - struct { - unsigned char OPST:1; - unsigned char :4; - unsigned char CMD:3; - } BIT; - } FEXCR; - unsigned short FEAML; -// char wk1[1]; - unsigned char FEAMH; - char wk2[5]; - unsigned char FPR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char PERR:1; - } BIT; - } FPSR; - unsigned short FRBL; - unsigned short FRBH; - char wk3[16058]; - union { - unsigned char BYTE; - struct { - unsigned char FMS2:1; - unsigned char LVPE:1; - unsigned char :1; - unsigned char FMS1:1; - unsigned char RPDIS:1; - unsigned char :1; - unsigned char FMS0:1; - } BIT; - } FPMCR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char EXS:1; - } BIT; - } FASR; - unsigned short FSARL; -// char wk4[1]; - unsigned char FSARH; - union { - unsigned char BYTE; - struct { - unsigned char OPST:1; - unsigned char STOP:1; - unsigned char :1; - unsigned char DRC:1; - unsigned char CMD:4; - } BIT; - } FCR; - unsigned short FEARL; - unsigned char FEARH; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char FRESET:1; - } BIT; - } FRESETR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char EILGLERR:1; - unsigned char ILGLERR:1; - unsigned char BCERR:1; - unsigned char :1; - unsigned char PRGERR:1; - unsigned char ERERR:1; - } BIT; - } FSTATR0; - union { - unsigned char BYTE; - struct { - unsigned char EXRDY:1; - unsigned char FRDY:1; - unsigned char :4; - unsigned char DRRDY:1; - } BIT; - } FSTATR1; - unsigned short FWBL; - unsigned short FWBH; - char wk5[34]; - union { - unsigned short WORD; -// struct { -// unsigned short FEKEY:8; -// unsigned short FENTRYD:1; -// unsigned short :6; -// unsigned short FENTRY0:1; -// } BIT; - } FENTRYR; -}; - -struct st_icu { - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char IR:1; - } BIT; - } IR[250]; - char wk0[6]; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char DTCE:1; - } BIT; - } DTCER[249]; - char wk1[7]; - union { - unsigned char BYTE; - struct { - unsigned char IEN7:1; - unsigned char IEN6:1; - unsigned char IEN5:1; - unsigned char IEN4:1; - unsigned char IEN3:1; - unsigned char IEN2:1; - unsigned char IEN1:1; - unsigned char IEN0:1; - } BIT; - } IER[32]; - char wk2[192]; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char SWINT:1; - } BIT; - } SWINTR; - char wk3[15]; - union { - unsigned short WORD; - struct { - unsigned short FIEN:1; - unsigned short :7; - unsigned short FVCT:8; - } BIT; - } FIR; - char wk4[14]; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char IPR:4; - } BIT; - } IPR[250]; - char wk5[262]; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char IRQMD:2; - } BIT; - } IRQCR[8]; - char wk6[8]; - union { - unsigned char BYTE; - struct { - unsigned char FLTEN7:1; - unsigned char FLTEN6:1; - unsigned char FLTEN5:1; - unsigned char FLTEN4:1; - unsigned char FLTEN3:1; - unsigned char FLTEN2:1; - unsigned char FLTEN1:1; - unsigned char FLTEN0:1; - } BIT; - } IRQFLTE0; - char wk7[3]; - union { - unsigned short WORD; - struct { - unsigned short FCLKSEL7:2; - unsigned short FCLKSEL6:2; - unsigned short FCLKSEL5:2; - unsigned short FCLKSEL4:2; - unsigned short FCLKSEL3:2; - unsigned short FCLKSEL2:2; - unsigned short FCLKSEL1:2; - unsigned short FCLKSEL0:2; - } BIT; - } IRQFLTC0; - char wk8[106]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char LVD2ST:1; - unsigned char LVD1ST:1; - unsigned char IWDTST:1; - unsigned char :1; - unsigned char OSTST:1; - unsigned char NMIST:1; - } BIT; - } NMISR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char LVD2EN:1; - unsigned char LVD1EN:1; - unsigned char IWDTEN:1; - unsigned char :1; - unsigned char OSTEN:1; - unsigned char NMIEN:1; - } BIT; - } NMIER; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char LVD2CLR:1; - unsigned char LVD1CLR:1; - unsigned char IWDTCLR:1; - unsigned char :1; - unsigned char OSTCLR:1; - unsigned char NMICLR:1; - } BIT; - } NMICLR; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char NMIMD:1; - } BIT; - } NMICR; - char wk9[12]; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char NFLTEN:1; - } BIT; - } NMIFLTE; - char wk10[3]; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char NFCLKSEL:2; - } BIT; - } NMIFLTC; -}; - -struct st_irda { - union { - unsigned char BYTE; - struct { - unsigned char IRE:1; - unsigned char IRCKS:3; - unsigned char IRTXINV:1; - unsigned char IRRXINV:1; - } BIT; - } IRCR; -}; - -struct st_iwdt { - unsigned char IWDTRR; - char wk0[1]; - union { - unsigned short WORD; - struct { - unsigned short :2; - unsigned short RPSS:2; - unsigned short :2; - unsigned short RPES:2; - unsigned short CKS:4; - unsigned short :2; - unsigned short TOPS:2; - } BIT; - } IWDTCR; - union { - unsigned short WORD; - struct { - unsigned short REFEF:1; - unsigned short UNDFF:1; - unsigned short CNTVAL:14; - } BIT; - } IWDTSR; - union { - unsigned char BYTE; - struct { - unsigned char RSTIRQS:1; - } BIT; - } IWDTRCR; - char wk1[1]; - union { - unsigned char BYTE; - struct { - unsigned char SLCSTP:1; - } BIT; - } IWDTCSTPR; -}; - -struct st_lcdc { - union { - unsigned char BYTE; - struct { - unsigned char MDSET:2; - unsigned char LWAVE:1; - unsigned char LDTY:3; - unsigned char LBAS:2; - } BIT; - } LCDM0; - union { - unsigned char BYTE; - struct { - unsigned char LCDON:1; - unsigned char SCOC:1; - unsigned char VLCON:1; - unsigned char BLON:1; - unsigned char LCDSEL:1; - unsigned char :2; - unsigned char LCDVLM:1; - } BIT; - } LCDM1; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char LCDC0:6; - } BIT; - } LCDC0; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char VLCD:5; - } BIT; - } VLCD; - char wk0[60]; - unsigned char SEG00; - unsigned char SEG01; - unsigned char SEG02; - unsigned char SEG03; - unsigned char SEG04; - unsigned char SEG05; - unsigned char SEG06; - unsigned char SEG07; - unsigned char SEG08; - unsigned char SEG09; - unsigned char SEG10; - unsigned char SEG11; - unsigned char SEG12; - unsigned char SEG13; - unsigned char SEG14; - unsigned char SEG15; - unsigned char SEG16; - unsigned char SEG17; - unsigned char SEG18; - unsigned char SEG19; - unsigned char SEG20; - unsigned char SEG21; - unsigned char SEG22; - unsigned char SEG23; - unsigned char SEG24; - unsigned char SEG25; - unsigned char SEG26; - unsigned char SEG27; - unsigned char SEG28; - unsigned char SEG29; - unsigned char SEG30; - unsigned char SEG31; - unsigned char SEG32; - unsigned char SEG33; - unsigned char SEG34; - unsigned char SEG35; - unsigned char SEG36; - unsigned char SEG37; - unsigned char SEG38; - unsigned char SEG39; -}; - -struct st_mpc { - union { - unsigned char BYTE; - struct { - unsigned char B0WI:1; - unsigned char PFSWE:1; - } BIT; - } PWPR; - char wk0[34]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P02PFS; - char wk1[1]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P04PFS; - char wk2[2]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P07PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P10PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P11PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P12PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P13PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P14PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P15PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P16PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P17PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P20PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P21PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P22PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P23PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P24PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P25PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P26PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P27PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P30PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P31PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P32PFS; - char wk3[2]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - } BIT; - } P35PFS; - char wk4[2]; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } P40PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } P41PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } P42PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } P43PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } P44PFS; - char wk5[1]; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } P46PFS; - char wk6[1]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P50PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P51PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P52PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P53PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P54PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } P55PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } P56PFS; - char wk7[25]; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } P90PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } P91PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } P92PFS; - char wk8[5]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PA0PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PA1PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PA2PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PA3PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PA4PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PA5PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PA6PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PA7PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PB0PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PB1PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PB2PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PB3PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PB4PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PB5PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PB6PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PB7PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PC0PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PC1PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PC2PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PC3PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PC4PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PC5PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PC6PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PC7PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PD0PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PD1PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PD2PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PD3PFS; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PD4PFS; - char wk9[3]; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PE0PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PE1PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PE2PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PE3PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PE4PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PE5PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PE6PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - unsigned char ISEL:1; - unsigned char :1; - unsigned char PSEL:5; - } BIT; - } PE7PFS; - char wk10[6]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PF6PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PF7PFS; - char wk11[16]; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } PJ0PFS; - char wk12[1]; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } PJ2PFS; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char PSEL:5; - } BIT; - } PJ3PFS; - char wk13[2]; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } PJ6PFS; - union { - unsigned char BYTE; - struct { - unsigned char ASEL:1; - } BIT; - } PJ7PFS; -}; - -struct st_mtu { - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char OE4D:1; - unsigned char OE4C:1; - unsigned char OE3D:1; - unsigned char OE4B:1; - unsigned char OE4A:1; - unsigned char OE3B:1; - } BIT; - } TOER; - char wk0[2]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char BDC:1; - unsigned char N:1; - unsigned char P:1; - unsigned char FB:1; - unsigned char WF:1; - unsigned char VF:1; - unsigned char UF:1; - } BIT; - } TGCR; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char PSYE:1; - unsigned char :2; - unsigned char TOCL:1; - unsigned char TOCS:1; - unsigned char OLSN:1; - unsigned char OLSP:1; - } BIT; - } TOCR1; - union { - unsigned char BYTE; - struct { - unsigned char BF:2; - unsigned char OLS3N:1; - unsigned char OLS3P:1; - unsigned char OLS2N:1; - unsigned char OLS2P:1; - unsigned char OLS1N:1; - unsigned char OLS1P:1; - } BIT; - } TOCR2; - char wk1[4]; - unsigned short TCDR; - unsigned short TDDR; - char wk2[8]; - unsigned short TCNTS; - unsigned short TCBR; - char wk3[12]; - union { - unsigned char BYTE; - struct { - unsigned char T3AEN:1; - unsigned char T3ACOR:3; - unsigned char T4VEN:1; - unsigned char T4VCOR:3; - } BIT; - } TITCR; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char T3ACNT:3; - unsigned char :1; - unsigned char T4VCNT:3; - } BIT; - } TITCNT; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char BTE:2; - } BIT; - } TBTER; - char wk4[1]; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char TDER:1; - } BIT; - } TDER; - char wk5[1]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char OLS3N:1; - unsigned char OLS3P:1; - unsigned char OLS2N:1; - unsigned char OLS2P:1; - unsigned char OLS1N:1; - unsigned char OLS1P:1; - } BIT; - } TOLBR; - char wk6[41]; - union { - unsigned char BYTE; - struct { - unsigned char CCE:1; - unsigned char :6; - unsigned char WRE:1; - } BIT; - } TWCR; - char wk7[31]; - union { - unsigned char BYTE; - struct { - unsigned char CST4:1; - unsigned char CST3:1; - unsigned char :3; - unsigned char CST2:1; - unsigned char CST1:1; - unsigned char CST0:1; - } BIT; - } TSTR; - union { - unsigned char BYTE; - struct { - unsigned char SYNC4:1; - unsigned char SYNC3:1; - unsigned char :3; - unsigned char SYNC2:1; - unsigned char SYNC1:1; - unsigned char SYNC0:1; - } BIT; - } TSYR; - char wk8[2]; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char RWE:1; - } BIT; - } TRWER; -}; - -struct st_mtu0 { - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char NFCS:2; - unsigned char NFDEN:1; - unsigned char NFCEN:1; - unsigned char NFBEN:1; - unsigned char NFAEN:1; - } BIT; - } NFCR; - char wk0[111]; - union { - unsigned char BYTE; - struct { - unsigned char CCLR:3; - unsigned char CKEG:2; - unsigned char TPSC:3; - } BIT; - } TCR; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char BFE:1; - unsigned char BFB:1; - unsigned char BFA:1; - unsigned char MD:4; - } BIT; - } TMDR; - union { - unsigned char BYTE; - struct { - unsigned char IOB:4; - unsigned char IOA:4; - } BIT; - } TIORH; - union { - unsigned char BYTE; - struct { - unsigned char IOD:4; - unsigned char IOC:4; - } BIT; - } TIORL; - union { - unsigned char BYTE; - struct { - unsigned char TTGE:1; - unsigned char :2; - unsigned char TCIEV:1; - unsigned char TGIED:1; - unsigned char TGIEC:1; - unsigned char TGIEB:1; - unsigned char TGIEA:1; - } BIT; - } TIER; - union { - unsigned char BYTE; - struct { - unsigned char TCFD:1; - } BIT; - } TSR; - unsigned short TCNT; - unsigned short TGRA; - unsigned short TGRB; - unsigned short TGRC; - unsigned short TGRD; - char wk1[16]; - unsigned short TGRE; - unsigned short TGRF; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char TGIEF:1; - unsigned char TGIEE:1; - } BIT; - } TIER2; - char wk2[1]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char TTSE:1; - unsigned char TTSB:1; - unsigned char TTSA:1; - } BIT; - } TBTM; -}; - -struct st_mtu1 { - char wk0[1]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char NFCS:2; - unsigned char NFDEN:1; - unsigned char NFCEN:1; - unsigned char NFBEN:1; - unsigned char NFAEN:1; - } BIT; - } NFCR; - char wk1[238]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char CCLR:2; - unsigned char CKEG:2; - unsigned char TPSC:3; - } BIT; - } TCR; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char MD:4; - } BIT; - } TMDR; - union { - unsigned char BYTE; - struct { - unsigned char IOB:4; - unsigned char IOA:4; - } BIT; - } TIOR; - char wk2[1]; - union { - unsigned char BYTE; - struct { - unsigned char TTGE:1; - unsigned char :1; - unsigned char TCIEU:1; - unsigned char TCIEV:1; - unsigned char :2; - unsigned char TGIEB:1; - unsigned char TGIEA:1; - } BIT; - } TIER; - union { - unsigned char BYTE; - struct { - unsigned char TCFD:1; - } BIT; - } TSR; - unsigned short TCNT; - unsigned short TGRA; - unsigned short TGRB; - char wk3[4]; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char I2BE:1; - unsigned char I2AE:1; - unsigned char I1BE:1; - unsigned char I1AE:1; - } BIT; - } TICCR; -}; - -struct st_mtu2 { - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char NFCS:2; - unsigned char NFDEN:1; - unsigned char NFCEN:1; - unsigned char NFBEN:1; - unsigned char NFAEN:1; - } BIT; - } NFCR; - char wk0[365]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char CCLR:2; - unsigned char CKEG:2; - unsigned char TPSC:3; - } BIT; - } TCR; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char MD:4; - } BIT; - } TMDR; - union { - unsigned char BYTE; - struct { - unsigned char IOB:4; - unsigned char IOA:4; - } BIT; - } TIOR; - char wk1[1]; - union { - unsigned char BYTE; - struct { - unsigned char TTGE:1; - unsigned char :1; - unsigned char TCIEU:1; - unsigned char TCIEV:1; - unsigned char :2; - unsigned char TGIEB:1; - unsigned char TGIEA:1; - } BIT; - } TIER; - union { - unsigned char BYTE; - struct { - unsigned char TCFD:1; - } BIT; - } TSR; - unsigned short TCNT; - unsigned short TGRA; - unsigned short TGRB; -}; - -struct st_mtu3 { - union { - unsigned char BYTE; - struct { - unsigned char CCLR:3; - unsigned char CKEG:2; - unsigned char TPSC:3; - } BIT; - } TCR; - char wk0[1]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char BFB:1; - unsigned char BFA:1; - unsigned char MD:4; - } BIT; - } TMDR; - char wk1[1]; - union { - unsigned char BYTE; - struct { - unsigned char IOB:4; - unsigned char IOA:4; - } BIT; - } TIORH; - union { - unsigned char BYTE; - struct { - unsigned char IOD:4; - unsigned char IOC:4; - } BIT; - } TIORL; - char wk2[2]; - union { - unsigned char BYTE; - struct { - unsigned char TTGE:1; - unsigned char :2; - unsigned char TCIEV:1; - unsigned char TGIED:1; - unsigned char TGIEC:1; - unsigned char TGIEB:1; - unsigned char TGIEA:1; - } BIT; - } TIER; - char wk3[7]; - unsigned short TCNT; - char wk4[6]; - unsigned short TGRA; - unsigned short TGRB; - char wk5[8]; - unsigned short TGRC; - unsigned short TGRD; - char wk6[4]; - union { - unsigned char BYTE; - struct { - unsigned char TCFD:1; - } BIT; - } TSR; - char wk7[11]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char TTSE:1; - unsigned char TTSB:1; - unsigned char TTSA:1; - } BIT; - } TBTM; - char wk8[90]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char NFCS:2; - unsigned char NFDEN:1; - unsigned char NFCEN:1; - unsigned char NFBEN:1; - unsigned char NFAEN:1; - } BIT; - } NFCR; -}; - -struct st_mtu4 { - char wk0[1]; - union { - unsigned char BYTE; - struct { - unsigned char CCLR:3; - unsigned char CKEG:2; - unsigned char TPSC:3; - } BIT; - } TCR; - char wk1[1]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char BFB:1; - unsigned char BFA:1; - unsigned char MD:4; - } BIT; - } TMDR; - char wk2[2]; - union { - unsigned char BYTE; - struct { - unsigned char IOB:4; - unsigned char IOA:4; - } BIT; - } TIORH; - union { - unsigned char BYTE; - struct { - unsigned char IOD:4; - unsigned char IOC:4; - } BIT; - } TIORL; - char wk3[1]; - union { - unsigned char BYTE; - struct { - unsigned char TTGE:1; - unsigned char TTGE2:1; - unsigned char :1; - unsigned char TCIEV:1; - unsigned char TGIED:1; - unsigned char TGIEC:1; - unsigned char TGIEB:1; - unsigned char TGIEA:1; - } BIT; - } TIER; - char wk4[8]; - unsigned short TCNT; - char wk5[8]; - unsigned short TGRA; - unsigned short TGRB; - char wk6[8]; - unsigned short TGRC; - unsigned short TGRD; - char wk7[1]; - union { - unsigned char BYTE; - struct { - unsigned char TCFD:1; - } BIT; - } TSR; - char wk8[11]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char TTSE:1; - unsigned char TTSB:1; - unsigned char TTSA:1; - } BIT; - } TBTM; - char wk9[6]; - union { - unsigned short WORD; - struct { - unsigned short BF:2; - unsigned short :6; - unsigned short UT4AE:1; - unsigned short DT4AE:1; - unsigned short UT4BE:1; - unsigned short DT4BE:1; - unsigned short ITA3AE:1; - unsigned short ITA4VE:1; - unsigned short ITB3AE:1; - unsigned short ITB4VE:1; - } BIT; - } TADCR; - char wk10[2]; - unsigned short TADCORA; - unsigned short TADCORB; - unsigned short TADCOBRA; - unsigned short TADCOBRB; - char wk11[72]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char NFCS:2; - unsigned char NFDEN:1; - unsigned char NFCEN:1; - unsigned char NFBEN:1; - unsigned char NFAEN:1; - } BIT; - } NFCR; -}; - -struct st_mtu5 { - char wk0[1]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char NFCS:2; - unsigned char :1; - unsigned char NFWEN:1; - unsigned char NFVEN:1; - unsigned char NFUEN:1; - } BIT; - } NFCR; - char wk1[490]; - unsigned short TCNTU; - unsigned short TGRU; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char TPSC:2; - } BIT; - } TCRU; - char wk2[1]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char IOC:5; - } BIT; - } TIORU; - char wk3[9]; - unsigned short TCNTV; - unsigned short TGRV; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char TPSC:2; - } BIT; - } TCRV; - char wk4[1]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char IOC:5; - } BIT; - } TIORV; - char wk5[9]; - unsigned short TCNTW; - unsigned short TGRW; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char TPSC:2; - } BIT; - } TCRW; - char wk6[1]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char IOC:5; - } BIT; - } TIORW; - char wk7[11]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char TGIE5U:1; - unsigned char TGIE5V:1; - unsigned char TGIE5W:1; - } BIT; - } TIER; - char wk8[1]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char CSTU5:1; - unsigned char CSTV5:1; - unsigned char CSTW5:1; - } BIT; - } TSTR; - char wk9[1]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char CMPCLR5U:1; - unsigned char CMPCLR5V:1; - unsigned char CMPCLR5W:1; - } BIT; - } TCNTCMPCLR; -}; - -struct st_poe { - union { - unsigned short WORD; - struct { - unsigned char H; - unsigned char L; - } BYTE; - struct { - unsigned char POE3F:1; - unsigned char POE2F:1; - unsigned char POE1F:1; - unsigned char POE0F:1; - unsigned char :3; - unsigned char PIE1:1; - unsigned char POE3M:2; - unsigned char POE2M:2; - unsigned char POE1M:2; - unsigned char POE0M:2; - } BIT; - } ICSR1; - union { - unsigned short WORD; - struct { - unsigned char H; - unsigned char L; - } BYTE; - struct { - unsigned char OSF1:1; - unsigned char :5; - unsigned char OCE1:1; - unsigned char OIE1:1; - } BIT; - } OCSR1; - char wk0[4]; - union { - unsigned short WORD; - struct { - unsigned char H; - unsigned char L; - } BYTE; - struct { - unsigned char :3; - unsigned char POE8F:1; - unsigned char :2; - unsigned char POE8E:1; - unsigned char PIE2:1; - unsigned char :6; - unsigned char POE8M:2; - } BIT; - } ICSR2; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char CH0HIZ:1; - unsigned char CH34HIZ:1; - } BIT; - } SPOER; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char PE3ZE:1; - unsigned char PE2ZE:1; - unsigned char PE1ZE:1; - unsigned char PE0ZE:1; - } BIT; - } POECR1; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char P1CZEA:1; - unsigned char P2CZEA:1; - unsigned char P3CZEA:1; - } BIT; - } POECR2; - char wk1[1]; - union { - unsigned short WORD; - struct { - unsigned char H; - unsigned char L; - } BYTE; - struct { - unsigned char :3; - unsigned char OSTSTF:1; - unsigned char :2; - unsigned char OSTSTE:1; - } BIT; - } ICSR3; -}; - -struct st_port { - union { - unsigned char BYTE; - struct { - unsigned char PSEL7:1; - unsigned char PSEL6:1; - } BIT; - } PSRA; -}; - -struct st_port0 { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char :2; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char :2; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char :2; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char :2; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - } BIT; - } PMR; - char wk3[31]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char B4:1; - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :5; - unsigned char B0:1; - } BIT; - } ODR1; - char wk4[62]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char :2; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - } BIT; - } PCR; -}; - -struct st_port1 { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[32]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } ODR1; - char wk4[61]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_port2 { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[33]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR1; - char wk4[60]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_port3 { - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char B5:1; - unsigned char :2; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[34]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR0; - char wk4[60]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_port4 { - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; -}; - -struct st_port5 { - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[36]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char B4:1; - } BIT; - } ODR1; - char wk4[57]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_port9 { - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; -}; - -struct st_porta { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[41]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR1; - char wk4[52]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_portb { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[42]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR1; - char wk4[51]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_portc { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[43]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR1; - char wk4[50]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_portd { - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[95]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_porte { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[45]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR0; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - unsigned char :1; - unsigned char B4:1; - unsigned char :1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } ODR1; - char wk4[48]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char B5:1; - unsigned char B4:1; - unsigned char B3:1; - unsigned char B2:1; - unsigned char B1:1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_portf { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - } BIT; - } PMR; - char wk3[95]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - } BIT; - } PCR; -}; - -struct st_porth { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - } BIT; - } PIDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - } BIT; - } PMR; -}; - -struct st_portj { - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char :2; - unsigned char B3:1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } PDR; - char wk0[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char :2; - unsigned char B3:1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } PODR; - char wk1[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char :2; - unsigned char B3:1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } PIDR; - char wk2[31]; - union { - unsigned char BYTE; - struct { - unsigned char B7:1; - unsigned char B6:1; - unsigned char :2; - unsigned char B3:1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } PMR; - char wk3[49]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char B6:1; - } BIT; - } ODR0; - char wk4[45]; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char B3:1; - unsigned char B2:1; - unsigned char :1; - unsigned char B0:1; - } BIT; - } PCR; -}; - -struct st_riic { - union { - unsigned char BYTE; - struct { - unsigned char ICE:1; - unsigned char IICRST:1; - unsigned char CLO:1; - unsigned char SOWP:1; - unsigned char SCLO:1; - unsigned char SDAO:1; - unsigned char SCLI:1; - unsigned char SDAI:1; - } BIT; - } ICCR1; - union { - unsigned char BYTE; - struct { - unsigned char BBSY:1; - unsigned char MST:1; - unsigned char TRS:1; - unsigned char :1; - unsigned char SP:1; - unsigned char RS:1; - unsigned char ST:1; - } BIT; - } ICCR2; - union { - unsigned char BYTE; - struct { - unsigned char MTWP:1; - unsigned char CKS:3; - unsigned char BCWP:1; - unsigned char BC:3; - } BIT; - } ICMR1; - union { - unsigned char BYTE; - struct { - unsigned char DLCS:1; - unsigned char SDDL:3; - unsigned char TMWE:1; - unsigned char TMOH:1; - unsigned char TMOL:1; - unsigned char TMOS:1; - } BIT; - } ICMR2; - union { - unsigned char BYTE; - struct { - unsigned char SMBS:1; - unsigned char WAIT:1; - unsigned char RDRFS:1; - unsigned char ACKWP:1; - unsigned char ACKBT:1; - unsigned char ACKBR:1; - unsigned char NF:2; - } BIT; - } ICMR3; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char SCLE:1; - unsigned char NFE:1; - unsigned char NACKE:1; - unsigned char SALE:1; - unsigned char NALE:1; - unsigned char MALE:1; - unsigned char TMOE:1; - } BIT; - } ICFER; - union { - unsigned char BYTE; - struct { - unsigned char HOAE:1; - unsigned char :1; - unsigned char DIDE:1; - unsigned char :1; - unsigned char GCAE:1; - unsigned char SAR2E:1; - unsigned char SAR1E:1; - unsigned char SAR0E:1; - } BIT; - } ICSER; - union { - unsigned char BYTE; - struct { - unsigned char TIE:1; - unsigned char TEIE:1; - unsigned char RIE:1; - unsigned char NAKIE:1; - unsigned char SPIE:1; - unsigned char STIE:1; - unsigned char ALIE:1; - unsigned char TMOIE:1; - } BIT; - } ICIER; - union { - unsigned char BYTE; - struct { - unsigned char HOA:1; - unsigned char :1; - unsigned char DID:1; - unsigned char :1; - unsigned char GCA:1; - unsigned char AAS2:1; - unsigned char AAS1:1; - unsigned char AAS0:1; - } BIT; - } ICSR1; - union { - unsigned char BYTE; - struct { - unsigned char TDRE:1; - unsigned char TEND:1; - unsigned char RDRF:1; - unsigned char NACKF:1; - unsigned char STOP:1; - unsigned char START:1; - unsigned char AL:1; - unsigned char TMOF:1; - } BIT; - } ICSR2; - union { - union { - unsigned char BYTE; - struct { - unsigned char SVA:7; - unsigned char SVA0:1; - } BIT; - } SARL0; - union { - unsigned char BYTE; - } TMOCNTL; - }; - union { - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char SVA:2; - unsigned char FS:1; - } BIT; - } SARU0; - union { - unsigned char BYTE; - } TMOCNTU; - }; - union { - unsigned char BYTE; - struct { - unsigned char SVA:7; - unsigned char SVA0:1; - } BIT; - } SARL1; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char SVA:2; - unsigned char FS:1; - } BIT; - } SARU1; - union { - unsigned char BYTE; - struct { - unsigned char SVA:7; - unsigned char SVA0:1; - } BIT; - } SARL2; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char SVA:2; - unsigned char FS:1; - } BIT; - } SARU2; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char BRL:5; - } BIT; - } ICBRL; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char BRH:5; - } BIT; - } ICBRH; - unsigned char ICDRT; - unsigned char ICDRR; -}; - -struct st_rspi { - union { - unsigned char BYTE; - struct { - unsigned char SPRIE:1; - unsigned char SPE:1; - unsigned char SPTIE:1; - unsigned char SPEIE:1; - unsigned char MSTR:1; - unsigned char MODFEN:1; - unsigned char TXMD:1; - unsigned char SPMS:1; - } BIT; - } SPCR; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char SSL3P:1; - unsigned char SSL2P:1; - unsigned char SSL1P:1; - unsigned char SSL0P:1; - } BIT; - } SSLP; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char MOIFE:1; - unsigned char MOIFV:1; - unsigned char :2; - unsigned char SPLP2:1; - unsigned char SPLP:1; - } BIT; - } SPPCR; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char PERF:1; - unsigned char MODF:1; - unsigned char IDLNF:1; - unsigned char OVRF:1; - } BIT; - } SPSR; - union { - unsigned long LONG; - struct { - unsigned short H; - } WORD; - } SPDR; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char SPSLN:3; - } BIT; - } SPSCR; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char SPECM:3; - unsigned char :1; - unsigned char SPCP:3; - } BIT; - } SPSSR; - unsigned char SPBR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char SPLW:1; - unsigned char SPRDTD:1; - unsigned char :2; - unsigned char SPFC:2; - } BIT; - } SPDCR; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char SCKDL:3; - } BIT; - } SPCKD; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char SLNDL:3; - } BIT; - } SSLND; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char SPNDL:3; - } BIT; - } SPND; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char PTE:1; - unsigned char SPIIE:1; - unsigned char SPOE:1; - unsigned char SPPE:1; - } BIT; - } SPCR2; - union { - unsigned short WORD; - struct { - unsigned short SCKDEN:1; - unsigned short SLNDEN:1; - unsigned short SPNDEN:1; - unsigned short LSBF:1; - unsigned short SPB:4; - unsigned short SSLKP:1; - unsigned short SSLA:3; - unsigned short BRDV:2; - unsigned short CPOL:1; - unsigned short CPHA:1; - } BIT; - } SPCMD0; - union { - unsigned short WORD; - struct { - unsigned short SCKDEN:1; - unsigned short SLNDEN:1; - unsigned short SPNDEN:1; - unsigned short LSBF:1; - unsigned short SPB:4; - unsigned short SSLKP:1; - unsigned short SSLA:3; - unsigned short BRDV:2; - unsigned short CPOL:1; - unsigned short CPHA:1; - } BIT; - } SPCMD1; - union { - unsigned short WORD; - struct { - unsigned short SCKDEN:1; - unsigned short SLNDEN:1; - unsigned short SPNDEN:1; - unsigned short LSBF:1; - unsigned short SPB:4; - unsigned short SSLKP:1; - unsigned short SSLA:3; - unsigned short BRDV:2; - unsigned short CPOL:1; - unsigned short CPHA:1; - } BIT; - } SPCMD2; - union { - unsigned short WORD; - struct { - unsigned short SCKDEN:1; - unsigned short SLNDEN:1; - unsigned short SPNDEN:1; - unsigned short LSBF:1; - unsigned short SPB:4; - unsigned short SSLKP:1; - unsigned short SSLA:3; - unsigned short BRDV:2; - unsigned short CPOL:1; - unsigned short CPHA:1; - } BIT; - } SPCMD3; - union { - unsigned short WORD; - struct { - unsigned short SCKDEN:1; - unsigned short SLNDEN:1; - unsigned short SPNDEN:1; - unsigned short LSBF:1; - unsigned short SPB:4; - unsigned short SSLKP:1; - unsigned short SSLA:3; - unsigned short BRDV:2; - unsigned short CPOL:1; - unsigned short CPHA:1; - } BIT; - } SPCMD4; - union { - unsigned short WORD; - struct { - unsigned short SCKDEN:1; - unsigned short SLNDEN:1; - unsigned short SPNDEN:1; - unsigned short LSBF:1; - unsigned short SPB:4; - unsigned short SSLKP:1; - unsigned short SSLA:3; - unsigned short BRDV:2; - unsigned short CPOL:1; - unsigned short CPHA:1; - } BIT; - } SPCMD5; - union { - unsigned short WORD; - struct { - unsigned short SCKDEN:1; - unsigned short SLNDEN:1; - unsigned short SPNDEN:1; - unsigned short LSBF:1; - unsigned short SPB:4; - unsigned short SSLKP:1; - unsigned short SSLA:3; - unsigned short BRDV:2; - unsigned short CPOL:1; - unsigned short CPHA:1; - } BIT; - } SPCMD6; - union { - unsigned short WORD; - struct { - unsigned short SCKDEN:1; - unsigned short SLNDEN:1; - unsigned short SPNDEN:1; - unsigned short LSBF:1; - unsigned short SPB:4; - unsigned short SSLKP:1; - unsigned short SSLA:3; - unsigned short BRDV:2; - unsigned short CPOL:1; - unsigned short CPHA:1; - } BIT; - } SPCMD7; -}; - -struct st_rtc { - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char F1HZ:1; - unsigned char F2HZ:1; - unsigned char F4HZ:1; - unsigned char F8HZ:1; - unsigned char F16HZ:1; - unsigned char F32HZ:1; - unsigned char F64HZ:1; - } BIT; - } R64CNT; - char wk0[1]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char SEC10:3; - unsigned char SEC1:4; - } BIT; - } RSECCNT; - char wk1[1]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char MIN10:3; - unsigned char MIN1:4; - } BIT; - } RMINCNT; - char wk2[1]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char PM:1; - unsigned char HR10:2; - unsigned char HR1:4; - } BIT; - } RHRCNT; - char wk3[1]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char DAYW:3; - } BIT; - } RWKCNT; - char wk4[1]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char DATE10:2; - unsigned char DATE1:4; - } BIT; - } RDAYCNT; - char wk5[1]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char MON10:1; - unsigned char MON1:4; - } BIT; - } RMONCNT; - char wk6[1]; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short YR10:4; - unsigned short YR1:4; - } BIT; - } RYRCNT; - union { - unsigned char BYTE; - struct { - unsigned char ENB:1; - unsigned char SEC10:3; - unsigned char SEC1:4; - } BIT; - } RSECAR; - char wk7[1]; - union { - unsigned char BYTE; - struct { - unsigned char ENB:1; - unsigned char MIN10:3; - unsigned char MIN1:4; - } BIT; - } RMINAR; - char wk8[1]; - union { - unsigned char BYTE; - struct { - unsigned char ENB:1; - unsigned char PM:1; - unsigned char HR10:2; - unsigned char HR1:4; - } BIT; - } RHRAR; - char wk9[1]; - union { - unsigned char BYTE; - struct { - unsigned char ENB:1; - unsigned char :4; - unsigned char DAYW:3; - } BIT; - } RWKAR; - char wk10[1]; - union { - unsigned char BYTE; - struct { - unsigned char ENB:1; - unsigned char :1; - unsigned char DATE10:2; - unsigned char DATE1:4; - } BIT; - } RDAYAR; - char wk11[1]; - union { - unsigned char BYTE; - struct { - unsigned char ENB:1; - unsigned char :2; - unsigned char MON10:1; - unsigned char MON1:4; - } BIT; - } RMONAR; - char wk12[1]; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short YR10:4; - unsigned short YR1:4; - } BIT; - } RYRAR; - union { - unsigned char BYTE; - struct { - unsigned char ENB:1; - } BIT; - } RYRAREN; - char wk13[3]; - union { - unsigned char BYTE; - struct { - unsigned char PES:4; - unsigned char RTCOS:1; - unsigned char PIE:1; - unsigned char CIE:1; - unsigned char AIE:1; - } BIT; - } RCR1; - char wk14[1]; - union { - unsigned char BYTE; - struct { - unsigned char CNTMD:1; - unsigned char HR24:1; - unsigned char AADJP:1; - unsigned char AADJE:1; - unsigned char RTCOE:1; - unsigned char ADJ30:1; - unsigned char RESET:1; - unsigned char START:1; - } BIT; - } RCR2; - char wk15[1]; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char RTCDV:3; - unsigned char RTCEN:1; - } BIT; - } RCR3; - char wk16[7]; - union { - unsigned char BYTE; - struct { - unsigned char PMADJ:2; - unsigned char ADJ:6; - } BIT; - } RADJ; -}; - -struct st_rtcb { - union { - unsigned char BYTE; - struct { - unsigned char BCNT:8; - } BIT; - } BCNT0; - char wk0[1]; - union { - unsigned char BYTE; - struct { - unsigned char BCNT:8; - } BIT; - } BCNT1; - char wk1[1]; - union { - unsigned char BYTE; - struct { - unsigned char BCNT:8; - } BIT; - } BCNT2; - char wk2[1]; - union { - unsigned char BYTE; - struct { - unsigned char BCNT:8; - } BIT; - } BCNT3; - char wk3[7]; - union { - unsigned char BYTE; - struct { - unsigned char BCNTAR:8; - } BIT; - } BCNT0AR; - char wk4[1]; - union { - unsigned char BYTE; - struct { - unsigned char BCNTAR:8; - } BIT; - } BCNT1AR; - char wk5[1]; - union { - unsigned char BYTE; - struct { - unsigned char BCNTAR:8; - } BIT; - } BCNT2AR; - char wk6[1]; - union { - unsigned char BYTE; - struct { - unsigned char BCNTAR:8; - } BIT; - } BCNT3AR; - char wk7[1]; - union { - unsigned char BYTE; - struct { - unsigned char ENB:8; - } BIT; - } BCNT0AER; - char wk8[1]; - union { - unsigned char BYTE; - struct { - unsigned char ENB:8; - } BIT; - } BCNT1AER; - char wk9[1]; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short ENB:8; - } BIT; - } BCNT2AER; - union { - unsigned char BYTE; - struct { - unsigned char ENB:8; - } BIT; - } BCNT3AER; -}; - -struct st_s12ad { - union { - unsigned short WORD; - struct { - unsigned short ADST:1; - unsigned short ADCS:2; - unsigned short ADIE:1; - unsigned short :1; - unsigned short ADHSC:1; - unsigned short TRGE:1; - unsigned short EXTRG:1; - unsigned short DBLE:1; - unsigned short GBADIE:1; - unsigned short :1; - unsigned short DBLANS:5; - } BIT; - } ADCSR; - char wk0[2]; - union { - unsigned short WORD; -// struct { -// unsigned short ANSA:16; -// } BIT; - } ADANSA; - union { - unsigned short WORD; -// struct { -// unsigned short :10; -// unsigned short ANSA1:1; -// } BIT; - } ADANSA1; - union { - unsigned short WORD; -// struct { -// unsigned short ADS:16; -// } BIT; - } ADADS; - union { - unsigned short WORD; -// struct { -// unsigned short :10; -// unsigned short ADS1:1; -// } BIT; - } ADADS1; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char ADC:2; - } BIT; - } ADADC; - char wk1[1]; - union { - unsigned short WORD; - struct { - unsigned short ADRFMT:1; - unsigned short :9; - unsigned short ACE:1; - } BIT; - } ADCER; - union { - unsigned short WORD; - struct { - unsigned short :4; - unsigned short TRSA:4; - unsigned short :4; - unsigned short TRSB:4; - } BIT; - } ADSTRGR; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short OCS:1; - unsigned short TSS:1; - unsigned short :6; - unsigned short OCSAD:1; - unsigned short TSSAD:1; - } BIT; - } ADEXICR; - union { - unsigned short WORD; -// struct { -// unsigned short ANSB:16; -// } BIT; - } ADANSB; - union { - unsigned short WORD; -// struct { -// unsigned short :10; -// unsigned short ANSB1:1; -// } BIT; - } ADANSB1; - unsigned short ADDBLDR; - unsigned short ADTSDR; - unsigned short ADOCDR; - char wk2[2]; - unsigned short ADDR0; - unsigned short ADDR1; - unsigned short ADDR2; - unsigned short ADDR3; - unsigned short ADDR4; - unsigned short ADDR5; - unsigned short ADDR6; - unsigned short ADDR7; - unsigned short ADDR8; - unsigned short ADDR9; - unsigned short ADDR10; - unsigned short ADDR11; - unsigned short ADDR12; - unsigned short ADDR13; - unsigned short ADDR14; - unsigned short ADDR15; - char wk3[10]; - unsigned short ADDR21; - char wk4[20]; - unsigned char ADSSTR0; - unsigned char ADSSTRL; - char wk5[14]; - unsigned char ADSSTRT; - unsigned char ADSSTRO; - char wk6[1]; - unsigned char ADSSTR1; - unsigned char ADSSTR2; - unsigned char ADSSTR3; - unsigned char ADSSTR4; - unsigned char ADSSTR5; - unsigned char ADSSTR6; - unsigned char ADSSTR7; - char wk7[2]; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char OCSVSEL:1; - unsigned char HVREFDIS:1; - } BIT; - } ADHVREFCNT; - char wk8[3]; - unsigned char ADSSTR21; -}; - -struct st_sci0 { - union { - unsigned char BYTE; - struct { - unsigned char CM:1; - unsigned char CHR:1; - unsigned char PE:1; - unsigned char PM:1; - unsigned char STOP:1; - unsigned char MP:1; - unsigned char CKS:2; - } BIT; - } SMR; - unsigned char BRR; - union { - unsigned char BYTE; - struct { - unsigned char TIE:1; - unsigned char RIE:1; - unsigned char TE:1; - unsigned char RE:1; - unsigned char MPIE:1; - unsigned char TEIE:1; - unsigned char CKE:2; - } BIT; - } SCR; - unsigned char TDR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char ORER:1; - unsigned char FER:1; - unsigned char PER:1; - unsigned char TEND:1; - unsigned char MPB:1; - unsigned char MPBT:1; - } BIT; - } SSR; - unsigned char RDR; - union { - unsigned char BYTE; - struct { - unsigned char BCP2:1; - unsigned char :3; - unsigned char SDIR:1; - unsigned char SINV:1; - unsigned char :1; - unsigned char SMIF:1; - } BIT; - } SCMR; - union { - unsigned char BYTE; - struct { - unsigned char RXDESEL:1; - unsigned char :1; - unsigned char NFEN:1; - unsigned char ABCS:1; - unsigned char :3; - unsigned char ACS0:1; - } BIT; - } SEMR; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char NFCS:3; - } BIT; - } SNFR; - union { - unsigned char BYTE; - struct { - unsigned char IICDL:5; - unsigned char :2; - unsigned char IICM:1; - } BIT; - } SIMR1; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char IICACKT:1; - unsigned char :3; - unsigned char IICCSC:1; - unsigned char IICINTM:1; - } BIT; - } SIMR2; - union { - unsigned char BYTE; - struct { - unsigned char IICSCLS:2; - unsigned char IICSDAS:2; - unsigned char IICSTIF:1; - unsigned char IICSTPREQ:1; - unsigned char IICRSTAREQ:1; - unsigned char IICSTAREQ:1; - } BIT; - } SIMR3; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char IICACKR:1; - } BIT; - } SISR; - union { - unsigned char BYTE; - struct { - unsigned char CKPH:1; - unsigned char CKPOL:1; - unsigned char :1; - unsigned char MFF:1; - unsigned char :1; - unsigned char MSS:1; - unsigned char CTSE:1; - unsigned char SSE:1; - } BIT; - } SPMR; -}; - -struct st_sci12 { - union { - unsigned char BYTE; - struct { - unsigned char CM:1; - unsigned char CHR:1; - unsigned char PE:1; - unsigned char PM:1; - unsigned char STOP:1; - unsigned char MP:1; - unsigned char CKS:2; - } BIT; - } SMR; - unsigned char BRR; - union { - unsigned char BYTE; - struct { - unsigned char TIE:1; - unsigned char RIE:1; - unsigned char TE:1; - unsigned char RE:1; - unsigned char MPIE:1; - unsigned char TEIE:1; - unsigned char CKE:2; - } BIT; - } SCR; - unsigned char TDR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char ORER:1; - unsigned char FER:1; - unsigned char PER:1; - unsigned char TEND:1; - unsigned char MPB:1; - unsigned char MPBT:1; - } BIT; - } SSR; - unsigned char RDR; - union { - unsigned char BYTE; - struct { - unsigned char BCP2:1; - unsigned char :3; - unsigned char SDIR:1; - unsigned char SINV:1; - unsigned char :1; - unsigned char SMIF:1; - } BIT; - } SCMR; - union { - unsigned char BYTE; - struct { - unsigned char RXDESEL:1; - unsigned char :1; - unsigned char NFEN:1; - unsigned char ABCS:1; - unsigned char :3; - unsigned char ACS0:1; - } BIT; - } SEMR; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char NFCS:3; - } BIT; - } SNFR; - union { - unsigned char BYTE; - struct { - unsigned char IICDL:5; - unsigned char :2; - unsigned char IICM:1; - } BIT; - } SIMR1; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char IICACKT:1; - unsigned char :3; - unsigned char IICCSC:1; - unsigned char IICINTM:1; - } BIT; - } SIMR2; - union { - unsigned char BYTE; - struct { - unsigned char IICSCLS:2; - unsigned char IICSDAS:2; - unsigned char IICSTIF:1; - unsigned char IICSTPREQ:1; - unsigned char IICRSTAREQ:1; - unsigned char IICSTAREQ:1; - } BIT; - } SIMR3; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char IICACKR:1; - } BIT; - } SISR; - union { - unsigned char BYTE; - struct { - unsigned char CKPH:1; - unsigned char CKPOL:1; - unsigned char :1; - unsigned char MFF:1; - unsigned char :1; - unsigned char MSS:1; - unsigned char CTSE:1; - unsigned char SSE:1; - } BIT; - } SPMR; - char wk0[18]; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char ESME:1; - } BIT; - } ESMER; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char BRME:1; - unsigned char RXDSF:1; - unsigned char SFSF:1; - } BIT; - } CR0; - union { - unsigned char BYTE; - struct { - unsigned char PIBS:3; - unsigned char PIBE:1; - unsigned char CF1DS:2; - unsigned char CF0RE:1; - unsigned char BFE:1; - } BIT; - } CR1; - union { - unsigned char BYTE; - struct { - unsigned char RTS:2; - unsigned char BCCS:2; - unsigned char :1; - unsigned char DFCS:3; - } BIT; - } CR2; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char SDST:1; - } BIT; - } CR3; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char SHARPS:1; - unsigned char :2; - unsigned char RXDXPS:1; - unsigned char TXDXPS:1; - } BIT; - } PCR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char AEDIE:1; - unsigned char BCDIE:1; - unsigned char PIBDIE:1; - unsigned char CF1MIE:1; - unsigned char CF0MIE:1; - unsigned char BFDIE:1; - } BIT; - } ICR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char AEDF:1; - unsigned char BCDF:1; - unsigned char PIBDF:1; - unsigned char CF1MF:1; - unsigned char CF0MF:1; - unsigned char BFDF:1; - } BIT; - } STR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char AEDCL:1; - unsigned char BCDCL:1; - unsigned char PIBDCL:1; - unsigned char CF1MCL:1; - unsigned char CF0MCL:1; - unsigned char BFDCL:1; - } BIT; - } STCR; - unsigned char CF0DR; - union { - unsigned char BYTE; - struct { - unsigned char CF0CE7:1; - unsigned char CF0CE6:1; - unsigned char CF0CE5:1; - unsigned char CF0CE4:1; - unsigned char CF0CE3:1; - unsigned char CF0CE2:1; - unsigned char CF0CE1:1; - unsigned char CF0CE0:1; - } BIT; - } CF0CR; - unsigned char CF0RR; - unsigned char PCF1DR; - unsigned char SCF1DR; - union { - unsigned char BYTE; - struct { - unsigned char CF1CE7:1; - unsigned char CF1CE6:1; - unsigned char CF1CE5:1; - unsigned char CF1CE4:1; - unsigned char CF1CE3:1; - unsigned char CF1CE2:1; - unsigned char CF1CE1:1; - unsigned char CF1CE0:1; - } BIT; - } CF1CR; - unsigned char CF1RR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char TCST:1; - } BIT; - } TCR; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char TCSS:3; - unsigned char TWRC:1; - unsigned char :1; - unsigned char TOMS:2; - } BIT; - } TMR; - unsigned char TPRE; - unsigned char TCNT; -}; - -struct st_smci { - union { - unsigned char BYTE; - struct { - unsigned char GM:1; - unsigned char BLK:1; - unsigned char PE:1; - unsigned char PM:1; - unsigned char BCP:2; - unsigned char CKS:2; - } BIT; - } SMR; - unsigned char BRR; - union { - unsigned char BYTE; - struct { - unsigned char TIE:1; - unsigned char RIE:1; - unsigned char TE:1; - unsigned char RE:1; - unsigned char MPIE:1; - unsigned char TEIE:1; - unsigned char CKE:2; - } BIT; - } SCR; - unsigned char TDR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char ORER:1; - unsigned char ERS:1; - unsigned char PER:1; - unsigned char TEND:1; - unsigned char MPB:1; - unsigned char MPBT:1; - } BIT; - } SSR; - unsigned char RDR; - union { - unsigned char BYTE; - struct { - unsigned char BCP2:1; - unsigned char :3; - unsigned char SDIR:1; - unsigned char SINV:1; - unsigned char :1; - unsigned char SMIF:1; - } BIT; - } SCMR; -}; - -struct st_ssi { - union { - unsigned long LONG; - struct { - unsigned long :1; - unsigned long CKS:1; - unsigned long TUIEN:1; - unsigned long TOIEN:1; - unsigned long RUIEN:1; - unsigned long ROIEN:1; - unsigned long IIEN:1; - unsigned long :1; - unsigned long CHNL:2; - unsigned long DWL:3; - unsigned long SWL:3; - unsigned long SCKD:1; - unsigned long SWSD:1; - unsigned long SCKP:1; - unsigned long SWSP:1; - unsigned long SPDP:1; - unsigned long SDTA:1; - unsigned long PDTA:1; - unsigned long DEL:1; - unsigned long CKDV:4; - unsigned long MUEN:1; - unsigned long :1; - unsigned long TEN:1; - unsigned long REN:1; - } BIT; - } SSICR; - union { - unsigned long LONG; - struct { - unsigned long :2; - unsigned long TUIRQ:1; - unsigned long TOIRQ:1; - unsigned long RUIRQ:1; - unsigned long ROIRQ:1; - unsigned long IIRQ:1; - unsigned long :18; - unsigned long TCHNO:2; - unsigned long TSWNO:1; - unsigned long RCHNO:2; - unsigned long RSWNO:1; - unsigned long IDST:1; - } BIT; - } SSISR; - char wk0[8]; - union { - unsigned long LONG; - struct { - unsigned long AUCKE:1; - unsigned long :14; - unsigned long SSIRST:1; - unsigned long :8; - unsigned long TTRG:2; - unsigned long RTRG:2; - unsigned long TIE:1; - unsigned long RIE:1; - unsigned long TFRST:1; - unsigned long RFRST:1; - } BIT; - } SSIFCR; - union { - unsigned long LONG; - struct { - unsigned long :4; - unsigned long TDC:4; - unsigned long :7; - unsigned long TDE:1; - unsigned long :4; - unsigned long RDC:4; - unsigned long :7; - unsigned long RDF:1; - } BIT; - } SSIFSR; - unsigned long SSIFTDR; - unsigned long SSIFRDR; - union { - unsigned long LONG; - struct { - unsigned long :23; - unsigned long CONT:1; - } BIT; - } SSITDMR; -}; - -struct st_system { - union { - unsigned short WORD; - struct { - unsigned short :15; - unsigned short MD:1; - } BIT; - } MDMONR; - char wk0[6]; - union { - unsigned short WORD; - struct { - unsigned short :15; - unsigned short RAME:1; - } BIT; - } SYSCR1; - char wk1[2]; - union { - unsigned short WORD; - struct { - unsigned short SSBY:1; - } BIT; - } SBYCR; - char wk2[2]; - union { - unsigned long LONG; - struct { - unsigned long :3; - unsigned long MSTPA28:1; - unsigned long :9; - unsigned long MSTPA18:1; - unsigned long MSTPA17:1; - unsigned long :1; - unsigned long MSTPA15:1; - unsigned long MSTPA14:1; - unsigned long :4; - unsigned long MSTPA9:1; - unsigned long :3; - unsigned long MSTPA5:1; - unsigned long MSTPA4:1; - } BIT; - } MSTPCRA; - union { - unsigned long LONG; - struct { - unsigned long MSTPB31:1; - unsigned long MSTPB30:1; - unsigned long MSTPB29:1; - unsigned long :2; - unsigned long MSTPB26:1; - unsigned long MSTPB25:1; - unsigned long :1; - unsigned long MSTPB23:1; - unsigned long :1; - unsigned long MSTPB21:1; - unsigned long :1; - unsigned long MSTPB19:1; - unsigned long :1; - unsigned long MSTPB17:1; - unsigned long :6; - unsigned long MSTPB10:1; - unsigned long MSTPB9:1; - unsigned long :2; - unsigned long MSTPB6:1; - unsigned long :1; - unsigned long MSTPB4:1; - } BIT; - } MSTPCRB; - union { - unsigned long LONG; - struct { - unsigned long DSLPE:1; - unsigned long :3; - unsigned long MSTPC27:1; - unsigned long MSTPC26:1; - unsigned long :5; - unsigned long MSTPC20:1; - unsigned long MSTPC19:1; - unsigned long :18; - unsigned long MSTPC0:1; - } BIT; - } MSTPCRC; - union { - unsigned long LONG; - struct { - unsigned long :16; - unsigned long MSTPD15:1; - unsigned long :3; - unsigned long MSTPD11:1; - unsigned long MSTPD10:1; - } BIT; - } MSTPCRD; - union { - unsigned long LONG; - struct { - unsigned long FCK:4; - unsigned long ICK:4; - unsigned long :12; - unsigned long PCKB:4; - unsigned long :4; - unsigned long PCKD:4; - } BIT; - } SCKCR; - char wk3[2]; - union { - unsigned short WORD; - struct { - unsigned short :5; - unsigned short CKSEL:3; - } BIT; - } SCKCR3; - union { - unsigned short WORD; - struct { - unsigned short :2; - unsigned short STC:6; - unsigned short :6; - unsigned short PLIDIV:2; - } BIT; - } PLLCR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char PLLEN:1; - } BIT; - } PLLCR2; - char wk4[1]; - union { - unsigned short WORD; - struct { - unsigned short :2; - unsigned short USTC:6; - unsigned short :3; - unsigned short UCKUPLLSEL:1; - unsigned short :2; - unsigned short UPLIDIV:2; - } BIT; - } UPLLCR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char UPLLEN:1; - } BIT; - } UPLLCR2; - char wk5[3]; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char MOSTP:1; - } BIT; - } MOSCCR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char SOSTP:1; - } BIT; - } SOSCCR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char LCSTP:1; - } BIT; - } LOCOCR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char ILCSTP:1; - } BIT; - } ILOCOCR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char HCSTP:1; - } BIT; - } HOCOCR; - char wk6[5]; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char UPLOVF:1; - unsigned char :1; - unsigned char HCOVF:1; - unsigned char PLOVF:1; - unsigned char :1; - unsigned char MOOVF:1; - } BIT; - } OSCOVFSR; - char wk7[1]; - union { - unsigned short WORD; - struct { - unsigned short CKOSTP:1; - unsigned short CKODIV:3; - unsigned short :1; - unsigned short CKOSEL:3; - } BIT; - } CKOCR; - union { - unsigned char BYTE; - struct { - unsigned char OSTDE:1; - unsigned char :6; - unsigned char OSTDIE:1; - } BIT; - } OSTDCR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char OSTDF:1; - } BIT; - } OSTDSR; - char wk8[14]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char LCDSCLKSEL:3; - } BIT; - } LCDSCLKCR; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char LCDSCLKSTP:1; - } BIT; - } LCDSCLKCR2; - char wk9[78]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char OPCMTSF:1; - unsigned char :1; - unsigned char OPCM:3; - } BIT; - } OPCCR; - union { - unsigned char BYTE; - struct { - unsigned char RSTCKEN:1; - unsigned char :4; - unsigned char RSTCKSEL:3; - } BIT; - } RSTCKCR; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char MSTS:5; - } BIT; - } MOSCWTCR; - char wk10[2]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char HSTS:5; - } BIT; - } HOCOWTCR; - char wk11[4]; - union { - unsigned char BYTE; - struct { - unsigned char :3; - unsigned char SOPCMTSF:1; - unsigned char :3; - unsigned char SOPCM:1; - } BIT; - } SOPCCR; - char wk12[21]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char SWRF:1; - unsigned char :1; - unsigned char IWDTRF:1; - } BIT; - } RSTSR2; - char wk13[1]; - unsigned short SWRR; - char wk14[28]; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char LVD1IRQSEL:1; - unsigned char LVD1IDTSEL:2; - } BIT; - } LVD1CR1; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char LVD1MON:1; - unsigned char LVD1DET:1; - } BIT; - } LVD1SR; - union { - unsigned char BYTE; - struct { - unsigned char :5; - unsigned char LVD2IRQSEL:1; - unsigned char LVD2IDTSEL:2; - } BIT; - } LVD2CR1; - union { - unsigned char BYTE; - struct { - unsigned char :6; - unsigned char LVD2MON:1; - unsigned char LVD2DET:1; - } BIT; - } LVD2SR; - char wk15[794]; - union { - unsigned short WORD; - struct { - unsigned short PRKEY:8; - unsigned short :4; - unsigned short PRC3:1; - unsigned short PRC2:1; - unsigned short PRC1:1; - unsigned short PRC0:1; - } BIT; - } PRCR; - char wk16[48784]; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char LVD2RF:1; - unsigned char LVD1RF:1; - unsigned char :1; - unsigned char PORF:1; - } BIT; - } RSTSR0; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char CWSF:1; - } BIT; - } RSTSR1; - char wk17[1]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char MOSEL:1; - unsigned char MODRV21:1; - } BIT; - } MOFCR; - char wk18[3]; - union { - unsigned char BYTE; - struct { - unsigned char :1; - unsigned char LVD2E:1; - unsigned char LVD1E:1; - unsigned char :1; - unsigned char EXVCCINP2:1; - } BIT; - } LVCMPCR; - union { - unsigned char BYTE; - struct { - unsigned char :2; - unsigned char LVD2LVL:2; - unsigned char LVD1LVL:4; - } BIT; - } LVDLVLR; - char wk19[1]; - union { - unsigned char BYTE; - struct { - unsigned char LVD1RN:1; - unsigned char LVD1RI:1; - unsigned char :3; - unsigned char LVD1CMPE:1; - unsigned char :1; - unsigned char LVD1RIE:1; - } BIT; - } LVD1CR0; - union { - unsigned char BYTE; - struct { - unsigned char LVD2RN:1; - unsigned char LVD2RI:1; - unsigned char :3; - unsigned char LVD2CMPE:1; - unsigned char :1; - unsigned char LVD2RIE:1; - } BIT; - } LVD2CR0; -}; - -struct st_temps { - unsigned char TSCDRL; - unsigned char TSCDRH; -}; - -struct st_tmr0 { - union { - unsigned char BYTE; - struct { - unsigned char CMIEB:1; - unsigned char CMIEA:1; - unsigned char OVIE:1; - unsigned char CCLR:2; - } BIT; - } TCR; - char wk0[1]; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char OSB:2; - unsigned char OSA:2; - } BIT; - } TCSR; - char wk1[1]; - unsigned char TCORA; - char wk2[1]; - unsigned char TCORB; - char wk3[1]; - unsigned char TCNT; - char wk4[1]; - union { - unsigned char BYTE; - struct { - unsigned char TMRIS:1; - unsigned char :2; - unsigned char CSS:2; - unsigned char CKS:3; - } BIT; - } TCCR; - char wk5[1]; - union { - unsigned char BYTE; - struct { - unsigned char :7; - unsigned char TCS:1; - } BIT; - } TCSTR; -}; - -struct st_tmr1 { - union { - unsigned char BYTE; - struct { - unsigned char CMIEB:1; - unsigned char CMIEA:1; - unsigned char OVIE:1; - unsigned char CCLR:2; - } BIT; - } TCR; - char wk0[1]; - union { - unsigned char BYTE; - struct { - unsigned char :4; - unsigned char OSB:2; - unsigned char OSA:2; - } BIT; - } TCSR; - char wk1[1]; - unsigned char TCORA; - char wk2[1]; - unsigned char TCORB; - char wk3[1]; - unsigned char TCNT; - char wk4[1]; - union { - unsigned char BYTE; - struct { - unsigned char TMRIS:1; - unsigned char :2; - unsigned char CSS:2; - unsigned char CKS:3; - } BIT; - } TCCR; -}; - -struct st_tmr01 { - unsigned short TCORA; - unsigned short TCORB; - unsigned short TCNT; - unsigned short TCCR; -}; - -struct st_usb0 { - union { - unsigned short WORD; - struct { - unsigned short :5; - unsigned short SCKE:1; - unsigned short :1; - unsigned short CNEN:1; - unsigned short :1; - unsigned short DCFM:1; - unsigned short DRPD:1; - unsigned short DPRPU:1; - unsigned short DMRPU:1; - unsigned short :2; - unsigned short USBE:1; - } BIT; - } SYSCFG; - char wk0[2]; - union { - unsigned short WORD; - struct { - unsigned short OVCMON:2; - unsigned short :7; - unsigned short HTACT:1; - unsigned short :3; - unsigned short IDMON:1; - unsigned short LNST:2; - } BIT; - } SYSSTS0; - char wk1[2]; - union { - unsigned short WORD; - struct { - unsigned short :4; - unsigned short HNPBTOA:1; - unsigned short EXICEN:1; - unsigned short VBUSEN:1; - unsigned short WKUP:1; - unsigned short RWUPE:1; - unsigned short USBRST:1; - unsigned short RESUME:1; - unsigned short UACT:1; - unsigned short :1; - unsigned short RHST:3; - } BIT; - } DVSTCTR0; - char wk2[10]; - union { - unsigned short WORD; - struct { - unsigned char L; - unsigned char H; - } BYTE; - } CFIFO; - char wk3[2]; - union { - unsigned short WORD; - struct { - unsigned char L; - unsigned char H; - } BYTE; - } D0FIFO; - char wk4[2]; - union { - unsigned short WORD; - struct { - unsigned char L; - unsigned char H; - } BYTE; - } D1FIFO; - char wk5[2]; - union { - unsigned short WORD; - struct { - unsigned short RCNT:1; - unsigned short REW:1; - unsigned short :3; - unsigned short MBW:1; - unsigned short :1; - unsigned short BIGEND:1; - unsigned short :2; - unsigned short ISEL:1; - unsigned short :1; - unsigned short CURPIPE:4; - } BIT; - } CFIFOSEL; - union { - unsigned short WORD; - struct { - unsigned short BVAL:1; - unsigned short BCLR:1; - unsigned short FRDY:1; - unsigned short :4; - unsigned short DTLN:9; - } BIT; - } CFIFOCTR; - char wk6[4]; - union { - unsigned short WORD; - struct { - unsigned short RCNT:1; - unsigned short REW:1; - unsigned short DCLRM:1; - unsigned short DREQE:1; - unsigned short :1; - unsigned short MBW:1; - unsigned short :1; - unsigned short BIGEND:1; - unsigned short :4; - unsigned short CURPIPE:4; - } BIT; - } D0FIFOSEL; - union { - unsigned short WORD; - struct { - unsigned short BVAL:1; - unsigned short BCLR:1; - unsigned short FRDY:1; - unsigned short :4; - unsigned short DTLN:9; - } BIT; - } D0FIFOCTR; - union { - unsigned short WORD; - struct { - unsigned short RCNT:1; - unsigned short REW:1; - unsigned short DCLRM:1; - unsigned short DREQE:1; - unsigned short :1; - unsigned short MBW:1; - unsigned short :1; - unsigned short BIGEND:1; - unsigned short :4; - unsigned short CURPIPE:4; - } BIT; - } D1FIFOSEL; - union { - unsigned short WORD; - struct { - unsigned short BVAL:1; - unsigned short BCLR:1; - unsigned short FRDY:1; - unsigned short :4; - unsigned short DTLN:9; - } BIT; - } D1FIFOCTR; - union { - unsigned short WORD; - struct { - unsigned short VBSE:1; - unsigned short RSME:1; - unsigned short SOFE:1; - unsigned short DVSE:1; - unsigned short CTRE:1; - unsigned short BEMPE:1; - unsigned short NRDYE:1; - unsigned short BRDYE:1; - } BIT; - } INTENB0; - union { - unsigned short WORD; - struct { - unsigned short OVRCRE:1; - unsigned short BCHGE:1; - unsigned short :1; - unsigned short DTCHE:1; - unsigned short ATTCHE:1; - unsigned short :4; - unsigned short EOFERRE:1; - unsigned short SIGNE:1; - unsigned short SACKE:1; - unsigned short :3; - unsigned short PDDETINTE0:1; - } BIT; - } INTENB1; - char wk7[2]; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short PIPE9BRDYE:1; - unsigned short PIPE8BRDYE:1; - unsigned short PIPE7BRDYE:1; - unsigned short PIPE6BRDYE:1; - unsigned short PIPE5BRDYE:1; - unsigned short PIPE4BRDYE:1; - unsigned short PIPE3BRDYE:1; - unsigned short PIPE2BRDYE:1; - unsigned short PIPE1BRDYE:1; - unsigned short PIPE0BRDYE:1; - } BIT; - } BRDYENB; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short PIPE9NRDYE:1; - unsigned short PIPE8NRDYE:1; - unsigned short PIPE7NRDYE:1; - unsigned short PIPE6NRDYE:1; - unsigned short PIPE5NRDYE:1; - unsigned short PIPE4NRDYE:1; - unsigned short PIPE3NRDYE:1; - unsigned short PIPE2NRDYE:1; - unsigned short PIPE1NRDYE:1; - unsigned short PIPE0NRDYE:1; - } BIT; - } NRDYENB; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short PIPE9BEMPE:1; - unsigned short PIPE8BEMPE:1; - unsigned short PIPE7BEMPE:1; - unsigned short PIPE6BEMPE:1; - unsigned short PIPE5BEMPE:1; - unsigned short PIPE4BEMPE:1; - unsigned short PIPE3BEMPE:1; - unsigned short PIPE2BEMPE:1; - unsigned short PIPE1BEMPE:1; - unsigned short PIPE0BEMPE:1; - } BIT; - } BEMPENB; - union { - unsigned short WORD; - struct { - unsigned short :7; - unsigned short TRNENSEL:1; - unsigned short :1; - unsigned short BRDYM:1; - unsigned short :1; - unsigned short EDGESTS:1; - } BIT; - } SOFCFG; - char wk8[2]; - union { - unsigned short WORD; - struct { - unsigned short VBINT:1; - unsigned short RESM:1; - unsigned short SOFR:1; - unsigned short DVST:1; - unsigned short CTRT:1; - unsigned short BEMP:1; - unsigned short NRDY:1; - unsigned short BRDY:1; - unsigned short VBSTS:1; - unsigned short DVSQ:3; - unsigned short VALID:1; - unsigned short CTSQ:3; - } BIT; - } INTSTS0; - union { - unsigned short WORD; - struct { - unsigned short OVRCR:1; - unsigned short BCHG:1; - unsigned short :1; - unsigned short DTCH:1; - unsigned short ATTCH:1; - unsigned short :4; - unsigned short EOFERR:1; - unsigned short SIGN:1; - unsigned short SACK:1; - unsigned short :3; - unsigned short PDDETINT0:1; - } BIT; - } INTSTS1; - char wk9[2]; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short PIPE9BRDY:1; - unsigned short PIPE8BRDY:1; - unsigned short PIPE7BRDY:1; - unsigned short PIPE6BRDY:1; - unsigned short PIPE5BRDY:1; - unsigned short PIPE4BRDY:1; - unsigned short PIPE3BRDY:1; - unsigned short PIPE2BRDY:1; - unsigned short PIPE1BRDY:1; - unsigned short PIPE0BRDY:1; - } BIT; - } BRDYSTS; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short PIPE9NRDY:1; - unsigned short PIPE8NRDY:1; - unsigned short PIPE7NRDY:1; - unsigned short PIPE6NRDY:1; - unsigned short PIPE5NRDY:1; - unsigned short PIPE4NRDY:1; - unsigned short PIPE3NRDY:1; - unsigned short PIPE2NRDY:1; - unsigned short PIPE1NRDY:1; - unsigned short PIPE0NRDY:1; - } BIT; - } NRDYSTS; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short PIPE9BEMP:1; - unsigned short PIPE8BEMP:1; - unsigned short PIPE7BEMP:1; - unsigned short PIPE6BEMP:1; - unsigned short PIPE5BEMP:1; - unsigned short PIPE4BEMP:1; - unsigned short PIPE3BEMP:1; - unsigned short PIPE2BEMP:1; - unsigned short PIPE1BEMP:1; - unsigned short PIPE0BEMP:1; - } BIT; - } BEMPSTS; - union { - unsigned short WORD; - struct { - unsigned short OVRN:1; - unsigned short CRCE:1; - unsigned short :3; - unsigned short FRNM:11; - } BIT; - } FRMNUM; - char wk10[6]; - union { - unsigned short WORD; - struct { - unsigned short BREQUEST:8; - unsigned short BMREQUESTTYPE:8; - } BIT; - } USBREQ; - unsigned short USBVAL; - unsigned short USBINDX; - unsigned short USBLENG; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short SHTNAK:1; - unsigned short :2; - unsigned short DIR:1; - } BIT; - } DCPCFG; - union { - unsigned short WORD; - struct { - unsigned short DEVSEL:4; - unsigned short :5; - unsigned short MXPS:7; - } BIT; - } DCPMAXP; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short SUREQ:1; - unsigned short :2; - unsigned short SUREQCLR:1; - unsigned short :2; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :2; - unsigned short CCPL:1; - unsigned short PID:2; - } BIT; - } DCPCTR; - char wk11[2]; - union { - unsigned short WORD; - struct { - unsigned short :12; - unsigned short PIPESEL:4; - } BIT; - } PIPESEL; - char wk12[2]; - union { - unsigned short WORD; - struct { - unsigned short TYPE:2; - unsigned short :3; - unsigned short BFRE:1; - unsigned short DBLB:1; - unsigned short :1; - unsigned short SHTNAK:1; - unsigned short :2; - unsigned short DIR:1; - unsigned short EPNUM:4; - } BIT; - } PIPECFG; - char wk13[2]; - union { - unsigned short WORD; - struct { - unsigned short DEVSEL:4; - unsigned short :3; - unsigned short MXPS:9; - } BIT; - } PIPEMAXP; - union { - unsigned short WORD; - struct { - unsigned short :3; - unsigned short IFIS:1; - unsigned short :9; - unsigned short IITV:3; - } BIT; - } PIPEPERI; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short INBUFM:1; - unsigned short :3; - unsigned short ATREPM:1; - unsigned short ACLRM:1; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :3; - unsigned short PID:2; - } BIT; - } PIPE1CTR; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short INBUFM:1; - unsigned short :3; - unsigned short ATREPM:1; - unsigned short ACLRM:1; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :3; - unsigned short PID:2; - } BIT; - } PIPE2CTR; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short INBUFM:1; - unsigned short :3; - unsigned short ATREPM:1; - unsigned short ACLRM:1; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :3; - unsigned short PID:2; - } BIT; - } PIPE3CTR; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short INBUFM:1; - unsigned short :3; - unsigned short ATREPM:1; - unsigned short ACLRM:1; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :3; - unsigned short PID:2; - } BIT; - } PIPE4CTR; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short INBUFM:1; - unsigned short :3; - unsigned short ATREPM:1; - unsigned short ACLRM:1; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :3; - unsigned short PID:2; - } BIT; - } PIPE5CTR; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short :5; - unsigned short ACLRM:1; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :3; - unsigned short PID:2; - } BIT; - } PIPE6CTR; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short :5; - unsigned short ACLRM:1; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :3; - unsigned short PID:2; - } BIT; - } PIPE7CTR; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short :5; - unsigned short ACLRM:1; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :3; - unsigned short PID:2; - } BIT; - } PIPE8CTR; - union { - unsigned short WORD; - struct { - unsigned short BSTS:1; - unsigned short :5; - unsigned short ACLRM:1; - unsigned short SQCLR:1; - unsigned short SQSET:1; - unsigned short SQMON:1; - unsigned short PBUSY:1; - unsigned short :3; - unsigned short PID:2; - } BIT; - } PIPE9CTR; - char wk14[14]; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short TRENB:1; - unsigned short TRCLR:1; - } BIT; - } PIPE1TRE; - unsigned short PIPE1TRN; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short TRENB:1; - unsigned short TRCLR:1; - } BIT; - } PIPE2TRE; - unsigned short PIPE2TRN; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short TRENB:1; - unsigned short TRCLR:1; - } BIT; - } PIPE3TRE; - unsigned short PIPE3TRN; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short TRENB:1; - unsigned short TRCLR:1; - } BIT; - } PIPE4TRE; - unsigned short PIPE4TRN; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short TRENB:1; - unsigned short TRCLR:1; - } BIT; - } PIPE5TRE; - unsigned short PIPE5TRN; - char wk15[12]; - union { - unsigned short WORD; - struct { - unsigned short :6; - unsigned short PDDETSTS0:1; - unsigned short CHGDETSTS0:1; - unsigned short BATCHGE0:1; - unsigned short :1; - unsigned short VDMSRCE0:1; - unsigned short IDPSINKE0:1; - unsigned short VDPSRCE0:1; - unsigned short IDMSINKE0:1; - unsigned short IDPSRCE0:1; - unsigned short RPDME0:1; - } BIT; - } USBBCCTRL0; - char wk16[26]; - union { - unsigned short WORD; - struct { - unsigned short :15; - unsigned short VDDUSBE:1; - } BIT; - } USBMC; - char wk17[2]; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short USBSPD:2; - } BIT; - } DEVADD0; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short USBSPD:2; - } BIT; - } DEVADD1; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short USBSPD:2; - } BIT; - } DEVADD2; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short USBSPD:2; - } BIT; - } DEVADD3; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short USBSPD:2; - } BIT; - } DEVADD4; - union { - unsigned short WORD; - struct { - unsigned short :8; - unsigned short USBSPD:2; - } BIT; - } DEVADD5; -}; - -enum enum_ir { -IR_BSC_BUSERR=16,IR_ICU_SWINT=27, -IR_CMT0_CMI0, -IR_CMT1_CMI1, -IR_CMT2_CMI2, -IR_CMT3_CMI3, -IR_CAC_FERRF,IR_CAC_MENDF,IR_CAC_OVFF, -IR_USB0_D0FIFO0=36,IR_USB0_D1FIFO0,IR_USB0_USBI0, -IR_RSPI0_SPEI0=44,IR_RSPI0_SPRI0,IR_RSPI0_SPTI0,IR_RSPI0_SPII0, -IR_DOC_DOPCF=57, -IR_CMPB_CMPB0,IR_CMPB_CMPB1, -IR_CTSU_CTSUWR,IR_CTSU_CTSURD,IR_CTSU_CTSUFN, -IR_RTC_CUP, -IR_ICU_IRQ0,IR_ICU_IRQ1,IR_ICU_IRQ2,IR_ICU_IRQ3,IR_ICU_IRQ4,IR_ICU_IRQ5,IR_ICU_IRQ6,IR_ICU_IRQ7, -IR_LVD_LVD1=88,IR_LVD_LVD2, -IR_USB0_USBR0, -IR_RTC_ALM=92,IR_RTC_PRD, -IR_S12AD_S12ADI0=102,IR_S12AD_GBADI, -IR_ELC_ELSR18I=106, -IR_SSI0_SSIF0=108,IR_SSI0_SSIRXI0,IR_SSI0_SSITXI0, -IR_MTU0_TGIA0=114,IR_MTU0_TGIB0,IR_MTU0_TGIC0,IR_MTU0_TGID0,IR_MTU0_TCIV0,IR_MTU0_TGIE0,IR_MTU0_TGIF0, -IR_MTU1_TGIA1,IR_MTU1_TGIB1,IR_MTU1_TCIV1,IR_MTU1_TCIU1, -IR_MTU2_TGIA2,IR_MTU2_TGIB2,IR_MTU2_TCIV2,IR_MTU2_TCIU2, -IR_MTU3_TGIA3,IR_MTU3_TGIB3,IR_MTU3_TGIC3,IR_MTU3_TGID3,IR_MTU3_TCIV3, -IR_MTU4_TGIA4,IR_MTU4_TGIB4,IR_MTU4_TGIC4,IR_MTU4_TGID4,IR_MTU4_TCIV4, -IR_MTU5_TGIU5,IR_MTU5_TGIV5,IR_MTU5_TGIW5, -IR_POE_OEI1=170,IR_POE_OEI2, -IR_TMR0_CMIA0=174,IR_TMR0_CMIB0,IR_TMR0_OVI0, -IR_TMR1_CMIA1,IR_TMR1_CMIB1,IR_TMR1_OVI1, -IR_TMR2_CMIA2,IR_TMR2_CMIB2,IR_TMR2_OVI2, -IR_TMR3_CMIA3,IR_TMR3_CMIB3,IR_TMR3_OVI3, -IR_SCI2_ERI2,IR_SCI2_RXI2,IR_SCI2_TXI2,IR_SCI2_TEI2, -IR_SCI0_ERI0=214,IR_SCI0_RXI0,IR_SCI0_TXI0,IR_SCI0_TEI0, -IR_SCI1_ERI1,IR_SCI1_RXI1,IR_SCI1_TXI1,IR_SCI1_TEI1, -IR_SCI5_ERI5,IR_SCI5_RXI5,IR_SCI5_TXI5,IR_SCI5_TEI5, -IR_SCI6_ERI6,IR_SCI6_RXI6,IR_SCI6_TXI6,IR_SCI6_TEI6, -IR_SCI8_ERI8,IR_SCI8_RXI8,IR_SCI8_TXI8,IR_SCI8_TEI8, -IR_SCI9_ERI9,IR_SCI9_RXI9,IR_SCI9_TXI9,IR_SCI9_TEI9, -IR_SCI12_ERI12,IR_SCI12_RXI12,IR_SCI12_TXI12,IR_SCI12_TEI12,IR_SCI12_SCIX0,IR_SCI12_SCIX1,IR_SCI12_SCIX2,IR_SCI12_SCIX3, -IR_RIIC0_EEI0,IR_RIIC0_RXI0,IR_RIIC0_TXI0,IR_RIIC0_TEI0 -}; - -enum enum_dtce { -DTCE_ICU_SWINT=27, -DTCE_CMT0_CMI0, -DTCE_CMT1_CMI1, -DTCE_CMT2_CMI2, -DTCE_CMT3_CMI3, -DTCE_USB0_D0FIFO0=36,DTCE_USB0_D1FIFO0, -DTCE_RSPI0_SPRI0=45,DTCE_RSPI0_SPTI0, -DTCE_CMPB_CMPB0=58,DTCE_CMPB_CMPB1, -DTCE_CTSU_CTSUWR,DTCE_CTSU_CTSURD, -DTCE_ICU_IRQ0=64,DTCE_ICU_IRQ1,DTCE_ICU_IRQ2,DTCE_ICU_IRQ3,DTCE_ICU_IRQ4,DTCE_ICU_IRQ5,DTCE_ICU_IRQ6,DTCE_ICU_IRQ7, -DTCE_S12AD_S12ADI0=102,DTCE_S12AD_GBADI, -DTCE_ELC_ELSR18I=106, -DTCE_SSI0_SSIRXI0=109,DTCE_SSI0_SSITXI0, -DTCE_MTU0_TGIA0=114,DTCE_MTU0_TGIB0,DTCE_MTU0_TGIC0,DTCE_MTU0_TGID0, -DTCE_MTU1_TGIA1=121,DTCE_MTU1_TGIB1, -DTCE_MTU2_TGIA2=125,DTCE_MTU2_TGIB2, -DTCE_MTU3_TGIA3=129,DTCE_MTU3_TGIB3,DTCE_MTU3_TGIC3,DTCE_MTU3_TGID3, -DTCE_MTU4_TGIA4=134,DTCE_MTU4_TGIB4,DTCE_MTU4_TGIC4,DTCE_MTU4_TGID4,DTCE_MTU4_TCIV4, -DTCE_MTU5_TGIU5,DTCE_MTU5_TGIV5,DTCE_MTU5_TGIW5, -DTCE_TMR0_CMIA0=174,DTCE_TMR0_CMIB0, -DTCE_TMR1_CMIA1=177,DTCE_TMR1_CMIB1, -DTCE_TMR2_CMIA2=180,DTCE_TMR2_CMIB2, -DTCE_TMR3_CMIA3=183,DTCE_TMR3_CMIB3, -DTCE_SCI2_RXI2=187,DTCE_SCI2_TXI2, -DTCE_SCI0_RXI0=215,DTCE_SCI0_TXI0, -DTCE_SCI1_RXI1=219,DTCE_SCI1_TXI1, -DTCE_SCI5_RXI5=223,DTCE_SCI5_TXI5, -DTCE_SCI6_RXI6=227,DTCE_SCI6_TXI6, -DTCE_SCI8_RXI8=231,DTCE_SCI8_TXI8, -DTCE_SCI9_RXI9=235,DTCE_SCI9_TXI9, -DTCE_SCI12_RXI12=239,DTCE_SCI12_TXI12, -DTCE_RIIC0_RXI0=247,DTCE_RIIC0_TXI0 -}; - -enum enum_ier { -IER_BSC_BUSERR=0x02, -IER_ICU_SWINT=0x03, -IER_CMT0_CMI0=0x03, -IER_CMT1_CMI1=0x03, -IER_CMT2_CMI2=0x03, -IER_CMT3_CMI3=0x03, -IER_CAC_FERRF=0x04,IER_CAC_MENDF=0x04,IER_CAC_OVFF=0x04, -IER_USB0_D0FIFO0=0x04,IER_USB0_D1FIFO0=0x04,IER_USB0_USBI0=0x04, -IER_RSPI0_SPEI0=0x05,IER_RSPI0_SPRI0=0x05,IER_RSPI0_SPTI0=0x05,IER_RSPI0_SPII0=0x05, -IER_DOC_DOPCF=0x07, -IER_CMPB_CMPB0=0x07,IER_CMPB_CMPB1=0x07, -IER_CTSU_CTSUWR=0x07,IER_CTSU_CTSURD=0x07,IER_CTSU_CTSUFN=0x07, -IER_RTC_CUP=0x07, -IER_ICU_IRQ0=0x08,IER_ICU_IRQ1=0x08,IER_ICU_IRQ2=0x08,IER_ICU_IRQ3=0x08,IER_ICU_IRQ4=0x08,IER_ICU_IRQ5=0x08,IER_ICU_IRQ6=0x08,IER_ICU_IRQ7=0x08, -IER_LVD_LVD1=0x0B,IER_LVD_LVD2=0x0B, -IER_USB0_USBR0=0x0B, -IER_RTC_ALM=0x0B,IER_RTC_PRD=0x0B, -IER_S12AD_S12ADI0=0x0C,IER_S12AD_GBADI=0x0C, -IER_ELC_ELSR18I=0x0D, -IER_SSI0_SSIF0=0x0D,IER_SSI0_SSIRXI0=0x0D,IER_SSI0_SSITXI0=0x0D, -IER_MTU0_TGIA0=0x0E,IER_MTU0_TGIB0=0x0E,IER_MTU0_TGIC0=0x0E,IER_MTU0_TGID0=0x0E,IER_MTU0_TCIV0=0x0E,IER_MTU0_TGIE0=0x0E,IER_MTU0_TGIF0=0x0F, -IER_MTU1_TGIA1=0x0F,IER_MTU1_TGIB1=0x0F,IER_MTU1_TCIV1=0x0F,IER_MTU1_TCIU1=0x0F, -IER_MTU2_TGIA2=0x0F,IER_MTU2_TGIB2=0x0F,IER_MTU2_TCIV2=0x0F,IER_MTU2_TCIU2=0x10, -IER_MTU3_TGIA3=0x10,IER_MTU3_TGIB3=0x10,IER_MTU3_TGIC3=0x10,IER_MTU3_TGID3=0x10,IER_MTU3_TCIV3=0x10, -IER_MTU4_TGIA4=0x10,IER_MTU4_TGIB4=0x10,IER_MTU4_TGIC4=0x11,IER_MTU4_TGID4=0x11,IER_MTU4_TCIV4=0x11, -IER_MTU5_TGIU5=0x11,IER_MTU5_TGIV5=0x11,IER_MTU5_TGIW5=0x11, -IER_POE_OEI1=0x15,IER_POE_OEI2=0x15, -IER_TMR0_CMIA0=0x15,IER_TMR0_CMIB0=0x15,IER_TMR0_OVI0=0x16, -IER_TMR1_CMIA1=0x16,IER_TMR1_CMIB1=0x16,IER_TMR1_OVI1=0x16, -IER_TMR2_CMIA2=0x16,IER_TMR2_CMIB2=0x16,IER_TMR2_OVI2=0x16, -IER_TMR3_CMIA3=0x16,IER_TMR3_CMIB3=0x17,IER_TMR3_OVI3=0x17, -IER_SCI2_ERI2=0x17,IER_SCI2_RXI2=0x17,IER_SCI2_TXI2=0x17,IER_SCI2_TEI2=0x17, -IER_SCI0_ERI0=0x1A,IER_SCI0_RXI0=0x1A,IER_SCI0_TXI0=0x1B,IER_SCI0_TEI0=0x1B, -IER_SCI1_ERI1=0x1B,IER_SCI1_RXI1=0x1B,IER_SCI1_TXI1=0x1B,IER_SCI1_TEI1=0x1B, -IER_SCI5_ERI5=0x1B,IER_SCI5_RXI5=0x1B,IER_SCI5_TXI5=0x1C,IER_SCI5_TEI5=0x1C, -IER_SCI6_ERI6=0x1C,IER_SCI6_RXI6=0x1C,IER_SCI6_TXI6=0x1C,IER_SCI6_TEI6=0x1C, -IER_SCI8_ERI8=0x1C,IER_SCI8_RXI8=0x1C,IER_SCI8_TXI8=0x1D,IER_SCI8_TEI8=0x1D, -IER_SCI9_ERI9=0x1D,IER_SCI9_RXI9=0x1D,IER_SCI9_TXI9=0x1D,IER_SCI9_TEI9=0x1D, -IER_SCI12_ERI12=0x1D,IER_SCI12_RXI12=0x1D,IER_SCI12_TXI12=0x1E,IER_SCI12_TEI12=0x1E,IER_SCI12_SCIX0=0x1E,IER_SCI12_SCIX1=0x1E,IER_SCI12_SCIX2=0x1E,IER_SCI12_SCIX3=0x1E, -IER_RIIC0_EEI0=0x1E,IER_RIIC0_RXI0=0x1E,IER_RIIC0_TXI0=0x1F,IER_RIIC0_TEI0=0x1F -}; - -enum enum_ipr { -IPR_BSC_BUSERR=0, -IPR_ICU_SWINT=3, -IPR_CMT0_CMI0=4, -IPR_CMT1_CMI1=5, -IPR_CMT2_CMI2=6, -IPR_CMT3_CMI3=7, -IPR_CAC_FERRF=32,IPR_CAC_MENDF=33,IPR_CAC_OVFF=34, -IPR_USB0_D0FIFO0=36,IPR_USB0_D1FIFO0=37,IPR_USB0_USBI0=38, -IPR_RSPI0_SPEI0=44,IPR_RSPI0_SPRI0=44,IPR_RSPI0_SPTI0=44,IPR_RSPI0_SPII0=44, -IPR_DOC_DOPCF=57, -IPR_CMPB_CMPB0=58,IPR_CMPB_CMPB1=59, -IPR_CTSU_CTSUWR=60,IPR_CTSU_CTSURD=60,IPR_CTSU_CTSUFN=60, -IPR_RTC_CUP=63, -IPR_ICU_IRQ0=64,IPR_ICU_IRQ1=65,IPR_ICU_IRQ2=66,IPR_ICU_IRQ3=67,IPR_ICU_IRQ4=68,IPR_ICU_IRQ5=69,IPR_ICU_IRQ6=70,IPR_ICU_IRQ7=71, -IPR_LVD_LVD1=88,IPR_LVD_LVD2=89, -IPR_USB0_USBR0=90, -IPR_RTC_ALM=92,IPR_RTC_PRD=93, -IPR_S12AD_S12ADI0=102,IPR_S12AD_GBADI=103, -IPR_ELC_ELSR18I=106, -IPR_SSI0_SSIF0=108,IPR_SSI0_SSIRXI0=108,IPR_SSI0_SSITXI0=108, -IPR_MTU0_TGIA0=114,IPR_MTU0_TGIB0=114,IPR_MTU0_TGIC0=114,IPR_MTU0_TGID0=114,IPR_MTU0_TCIV0=118,IPR_MTU0_TGIE0=118,IPR_MTU0_TGIF0=118, -IPR_MTU1_TGIA1=121,IPR_MTU1_TGIB1=121,IPR_MTU1_TCIV1=123,IPR_MTU1_TCIU1=123, -IPR_MTU2_TGIA2=125,IPR_MTU2_TGIB2=125,IPR_MTU2_TCIV2=127,IPR_MTU2_TCIU2=127, -IPR_MTU3_TGIA3=129,IPR_MTU3_TGIB3=129,IPR_MTU3_TGIC3=129,IPR_MTU3_TGID3=129,IPR_MTU3_TCIV3=133, -IPR_MTU4_TGIA4=134,IPR_MTU4_TGIB4=134,IPR_MTU4_TGIC4=134,IPR_MTU4_TGID4=134,IPR_MTU4_TCIV4=138, -IPR_MTU5_TGIU5=139,IPR_MTU5_TGIV5=139,IPR_MTU5_TGIW5=139, -IPR_POE_OEI1=170,IPR_POE_OEI2=171, -IPR_TMR0_CMIA0=174,IPR_TMR0_CMIB0=174,IPR_TMR0_OVI0=174, -IPR_TMR1_CMIA1=177,IPR_TMR1_CMIB1=177,IPR_TMR1_OVI1=177, -IPR_TMR2_CMIA2=180,IPR_TMR2_CMIB2=180,IPR_TMR2_OVI2=180, -IPR_TMR3_CMIA3=183,IPR_TMR3_CMIB3=183,IPR_TMR3_OVI3=183, -IPR_SCI2_ERI2=186,IPR_SCI2_RXI2=186,IPR_SCI2_TXI2=186,IPR_SCI2_TEI2=186, -IPR_SCI0_ERI0=214,IPR_SCI0_RXI0=214,IPR_SCI0_TXI0=214,IPR_SCI0_TEI0=214, -IPR_SCI1_ERI1=218,IPR_SCI1_RXI1=218,IPR_SCI1_TXI1=218,IPR_SCI1_TEI1=218, -IPR_SCI5_ERI5=222,IPR_SCI5_RXI5=222,IPR_SCI5_TXI5=222,IPR_SCI5_TEI5=222, -IPR_SCI6_ERI6=226,IPR_SCI6_RXI6=226,IPR_SCI6_TXI6=226,IPR_SCI6_TEI6=226, -IPR_SCI8_ERI8=230,IPR_SCI8_RXI8=230,IPR_SCI8_TXI8=230,IPR_SCI8_TEI8=230, -IPR_SCI9_ERI9=234,IPR_SCI9_RXI9=234,IPR_SCI9_TXI9=234,IPR_SCI9_TEI9=234, -IPR_SCI12_ERI12=238,IPR_SCI12_RXI12=238,IPR_SCI12_TXI12=238,IPR_SCI12_TEI12=238,IPR_SCI12_SCIX0=242,IPR_SCI12_SCIX1=243,IPR_SCI12_SCIX2=244,IPR_SCI12_SCIX3=245, -IPR_RIIC0_EEI0=246,IPR_RIIC0_RXI0=247,IPR_RIIC0_TXI0=248,IPR_RIIC0_TEI0=249 -}; - -#define IEN_BSC_BUSERR IEN0 -#define IEN_ICU_SWINT IEN3 -#define IEN_CMT0_CMI0 IEN4 -#define IEN_CMT1_CMI1 IEN5 -#define IEN_CMT2_CMI2 IEN6 -#define IEN_CMT3_CMI3 IEN7 -#define IEN_CAC_FERRF IEN0 -#define IEN_CAC_MENDF IEN1 -#define IEN_CAC_OVFF IEN2 -#define IEN_USB0_D0FIFO0 IEN4 -#define IEN_USB0_D1FIFO0 IEN5 -#define IEN_USB0_USBI0 IEN6 -#define IEN_RSPI0_SPEI0 IEN4 -#define IEN_RSPI0_SPRI0 IEN5 -#define IEN_RSPI0_SPTI0 IEN6 -#define IEN_RSPI0_SPII0 IEN7 -#define IEN_DOC_DOPCF IEN1 -#define IEN_CMPB_CMPB0 IEN2 -#define IEN_CMPB_CMPB1 IEN3 -#define IEN_CTSU_CTSUWR IEN4 -#define IEN_CTSU_CTSURD IEN5 -#define IEN_CTSU_CTSUFN IEN6 -#define IEN_RTC_CUP IEN7 -#define IEN_ICU_IRQ0 IEN0 -#define IEN_ICU_IRQ1 IEN1 -#define IEN_ICU_IRQ2 IEN2 -#define IEN_ICU_IRQ3 IEN3 -#define IEN_ICU_IRQ4 IEN4 -#define IEN_ICU_IRQ5 IEN5 -#define IEN_ICU_IRQ6 IEN6 -#define IEN_ICU_IRQ7 IEN7 -#define IEN_LVD_LVD1 IEN0 -#define IEN_LVD_LVD2 IEN1 -#define IEN_USB0_USBR0 IEN2 -#define IEN_RTC_ALM IEN4 -#define IEN_RTC_PRD IEN5 -#define IEN_S12AD_S12ADI0 IEN6 -#define IEN_S12AD_GBADI IEN7 -#define IEN_ELC_ELSR18I IEN2 -#define IEN_SSI0_SSIF0 IEN4 -#define IEN_SSI0_SSIRXI0 IEN5 -#define IEN_SSI0_SSITXI0 IEN6 -#define IEN_MTU0_TGIA0 IEN2 -#define IEN_MTU0_TGIB0 IEN3 -#define IEN_MTU0_TGIC0 IEN4 -#define IEN_MTU0_TGID0 IEN5 -#define IEN_MTU0_TCIV0 IEN6 -#define IEN_MTU0_TGIE0 IEN7 -#define IEN_MTU0_TGIF0 IEN0 -#define IEN_MTU1_TGIA1 IEN1 -#define IEN_MTU1_TGIB1 IEN2 -#define IEN_MTU1_TCIV1 IEN3 -#define IEN_MTU1_TCIU1 IEN4 -#define IEN_MTU2_TGIA2 IEN5 -#define IEN_MTU2_TGIB2 IEN6 -#define IEN_MTU2_TCIV2 IEN7 -#define IEN_MTU2_TCIU2 IEN0 -#define IEN_MTU3_TGIA3 IEN1 -#define IEN_MTU3_TGIB3 IEN2 -#define IEN_MTU3_TGIC3 IEN3 -#define IEN_MTU3_TGID3 IEN4 -#define IEN_MTU3_TCIV3 IEN5 -#define IEN_MTU4_TGIA4 IEN6 -#define IEN_MTU4_TGIB4 IEN7 -#define IEN_MTU4_TGIC4 IEN0 -#define IEN_MTU4_TGID4 IEN1 -#define IEN_MTU4_TCIV4 IEN2 -#define IEN_MTU5_TGIU5 IEN3 -#define IEN_MTU5_TGIV5 IEN4 -#define IEN_MTU5_TGIW5 IEN5 -#define IEN_POE_OEI1 IEN2 -#define IEN_POE_OEI2 IEN3 -#define IEN_TMR0_CMIA0 IEN6 -#define IEN_TMR0_CMIB0 IEN7 -#define IEN_TMR0_OVI0 IEN0 -#define IEN_TMR1_CMIA1 IEN1 -#define IEN_TMR1_CMIB1 IEN2 -#define IEN_TMR1_OVI1 IEN3 -#define IEN_TMR2_CMIA2 IEN4 -#define IEN_TMR2_CMIB2 IEN5 -#define IEN_TMR2_OVI2 IEN6 -#define IEN_TMR3_CMIA3 IEN7 -#define IEN_TMR3_CMIB3 IEN0 -#define IEN_TMR3_OVI3 IEN1 -#define IEN_SCI2_ERI2 IEN2 -#define IEN_SCI2_RXI2 IEN3 -#define IEN_SCI2_TXI2 IEN4 -#define IEN_SCI2_TEI2 IEN5 -#define IEN_SCI0_ERI0 IEN6 -#define IEN_SCI0_RXI0 IEN7 -#define IEN_SCI0_TXI0 IEN0 -#define IEN_SCI0_TEI0 IEN1 -#define IEN_SCI1_ERI1 IEN2 -#define IEN_SCI1_RXI1 IEN3 -#define IEN_SCI1_TXI1 IEN4 -#define IEN_SCI1_TEI1 IEN5 -#define IEN_SCI5_ERI5 IEN6 -#define IEN_SCI5_RXI5 IEN7 -#define IEN_SCI5_TXI5 IEN0 -#define IEN_SCI5_TEI5 IEN1 -#define IEN_SCI6_ERI6 IEN2 -#define IEN_SCI6_RXI6 IEN3 -#define IEN_SCI6_TXI6 IEN4 -#define IEN_SCI6_TEI6 IEN5 -#define IEN_SCI8_ERI8 IEN6 -#define IEN_SCI8_RXI8 IEN7 -#define IEN_SCI8_TXI8 IEN0 -#define IEN_SCI8_TEI8 IEN1 -#define IEN_SCI9_ERI9 IEN2 -#define IEN_SCI9_RXI9 IEN3 -#define IEN_SCI9_TXI9 IEN4 -#define IEN_SCI9_TEI9 IEN5 -#define IEN_SCI12_ERI12 IEN6 -#define IEN_SCI12_RXI12 IEN7 -#define IEN_SCI12_TXI12 IEN0 -#define IEN_SCI12_TEI12 IEN1 -#define IEN_SCI12_SCIX0 IEN2 -#define IEN_SCI12_SCIX1 IEN3 -#define IEN_SCI12_SCIX2 IEN4 -#define IEN_SCI12_SCIX3 IEN5 -#define IEN_RIIC0_EEI0 IEN6 -#define IEN_RIIC0_RXI0 IEN7 -#define IEN_RIIC0_TXI0 IEN0 -#define IEN_RIIC0_TEI0 IEN1 - -#define VECT_BSC_BUSERR 16 -#define VECT_ICU_SWINT 27 -#define VECT_CMT0_CMI0 28 -#define VECT_CMT1_CMI1 29 -#define VECT_CMT2_CMI2 30 -#define VECT_CMT3_CMI3 31 -#define VECT_CAC_FERRF 32 -#define VECT_CAC_MENDF 33 -#define VECT_CAC_OVFF 34 -#define VECT_USB0_D0FIFO0 36 -#define VECT_USB0_D1FIFO0 37 -#define VECT_USB0_USBI0 38 -#define VECT_RSPI0_SPEI0 44 -#define VECT_RSPI0_SPRI0 45 -#define VECT_RSPI0_SPTI0 46 -#define VECT_RSPI0_SPII0 47 -#define VECT_DOC_DOPCF 57 -#define VECT_CMPB_CMPB0 58 -#define VECT_CMPB_CMPB1 59 -#define VECT_CTSU_CTSUWR 60 -#define VECT_CTSU_CTSURD 61 -#define VECT_CTSU_CTSUFN 62 -#define VECT_RTC_CUP 63 -#define VECT_ICU_IRQ0 64 -#define VECT_ICU_IRQ1 65 -#define VECT_ICU_IRQ2 66 -#define VECT_ICU_IRQ3 67 -#define VECT_ICU_IRQ4 68 -#define VECT_ICU_IRQ5 69 -#define VECT_ICU_IRQ6 70 -#define VECT_ICU_IRQ7 71 -#define VECT_LVD_LVD1 88 -#define VECT_LVD_LVD2 89 -#define VECT_USB0_USBR0 90 -#define VECT_RTC_ALM 92 -#define VECT_RTC_PRD 93 -#define VECT_S12AD_S12ADI0 102 -#define VECT_S12AD_GBADI 103 -#define VECT_ELC_ELSR18I 106 -#define VECT_SSI0_SSIF0 108 -#define VECT_SSI0_SSIRXI0 109 -#define VECT_SSI0_SSITXI0 110 -#define VECT_MTU0_TGIA0 114 -#define VECT_MTU0_TGIB0 115 -#define VECT_MTU0_TGIC0 116 -#define VECT_MTU0_TGID0 117 -#define VECT_MTU0_TCIV0 118 -#define VECT_MTU0_TGIE0 119 -#define VECT_MTU0_TGIF0 120 -#define VECT_MTU1_TGIA1 121 -#define VECT_MTU1_TGIB1 122 -#define VECT_MTU1_TCIV1 123 -#define VECT_MTU1_TCIU1 124 -#define VECT_MTU2_TGIA2 125 -#define VECT_MTU2_TGIB2 126 -#define VECT_MTU2_TCIV2 127 -#define VECT_MTU2_TCIU2 128 -#define VECT_MTU3_TGIA3 129 -#define VECT_MTU3_TGIB3 130 -#define VECT_MTU3_TGIC3 131 -#define VECT_MTU3_TGID3 132 -#define VECT_MTU3_TCIV3 133 -#define VECT_MTU4_TGIA4 134 -#define VECT_MTU4_TGIB4 135 -#define VECT_MTU4_TGIC4 136 -#define VECT_MTU4_TGID4 137 -#define VECT_MTU4_TCIV4 138 -#define VECT_MTU5_TGIU5 139 -#define VECT_MTU5_TGIV5 140 -#define VECT_MTU5_TGIW5 141 -#define VECT_POE_OEI1 170 -#define VECT_POE_OEI2 171 -#define VECT_TMR0_CMIA0 174 -#define VECT_TMR0_CMIB0 175 -#define VECT_TMR0_OVI0 176 -#define VECT_TMR1_CMIA1 177 -#define VECT_TMR1_CMIB1 178 -#define VECT_TMR1_OVI1 179 -#define VECT_TMR2_CMIA2 180 -#define VECT_TMR2_CMIB2 181 -#define VECT_TMR2_OVI2 182 -#define VECT_TMR3_CMIA3 183 -#define VECT_TMR3_CMIB3 184 -#define VECT_TMR3_OVI3 185 -#define VECT_SCI2_ERI2 186 -#define VECT_SCI2_RXI2 187 -#define VECT_SCI2_TXI2 188 -#define VECT_SCI2_TEI2 189 -#define VECT_SCI0_ERI0 214 -#define VECT_SCI0_RXI0 215 -#define VECT_SCI0_TXI0 216 -#define VECT_SCI0_TEI0 217 -#define VECT_SCI1_ERI1 218 -#define VECT_SCI1_RXI1 219 -#define VECT_SCI1_TXI1 220 -#define VECT_SCI1_TEI1 221 -#define VECT_SCI5_ERI5 222 -#define VECT_SCI5_RXI5 223 -#define VECT_SCI5_TXI5 224 -#define VECT_SCI5_TEI5 225 -#define VECT_SCI6_ERI6 226 -#define VECT_SCI6_RXI6 227 -#define VECT_SCI6_TXI6 228 -#define VECT_SCI6_TEI6 229 -#define VECT_SCI8_ERI8 230 -#define VECT_SCI8_RXI8 231 -#define VECT_SCI8_TXI8 232 -#define VECT_SCI8_TEI8 233 -#define VECT_SCI9_ERI9 234 -#define VECT_SCI9_RXI9 235 -#define VECT_SCI9_TXI9 236 -#define VECT_SCI9_TEI9 237 -#define VECT_SCI12_ERI12 238 -#define VECT_SCI12_RXI12 239 -#define VECT_SCI12_TXI12 240 -#define VECT_SCI12_TEI12 241 -#define VECT_SCI12_SCIX0 242 -#define VECT_SCI12_SCIX1 243 -#define VECT_SCI12_SCIX2 244 -#define VECT_SCI12_SCIX3 245 -#define VECT_RIIC0_EEI0 246 -#define VECT_RIIC0_RXI0 247 -#define VECT_RIIC0_TXI0 248 -#define VECT_RIIC0_TEI0 249 - -#define MSTP_DTC SYSTEM.MSTPCRA.BIT.MSTPA28 -#define MSTP_DA SYSTEM.MSTPCRA.BIT.MSTPA18 -#define MSTP_S12AD SYSTEM.MSTPCRA.BIT.MSTPA17 -#define MSTP_CMT0 SYSTEM.MSTPCRA.BIT.MSTPA15 -#define MSTP_CMT1 SYSTEM.MSTPCRA.BIT.MSTPA15 -#define MSTP_CMT2 SYSTEM.MSTPCRA.BIT.MSTPA14 -#define MSTP_CMT3 SYSTEM.MSTPCRA.BIT.MSTPA14 -#define MSTP_MTU SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU0 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU1 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU2 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU3 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU4 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_MTU5 SYSTEM.MSTPCRA.BIT.MSTPA9 -#define MSTP_TMR01 SYSTEM.MSTPCRA.BIT.MSTPA5 -#define MSTP_TMR0 SYSTEM.MSTPCRA.BIT.MSTPA5 -#define MSTP_TMR1 SYSTEM.MSTPCRA.BIT.MSTPA5 -#define MSTP_TMR23 SYSTEM.MSTPCRA.BIT.MSTPA4 -#define MSTP_TMR2 SYSTEM.MSTPCRA.BIT.MSTPA4 -#define MSTP_TMR3 SYSTEM.MSTPCRA.BIT.MSTPA4 -#define MSTP_SCI0 SYSTEM.MSTPCRB.BIT.MSTPB31 -#define MSTP_SMCI0 SYSTEM.MSTPCRB.BIT.MSTPB31 -#define MSTP_SCI1 SYSTEM.MSTPCRB.BIT.MSTPB30 -#define MSTP_SMCI1 SYSTEM.MSTPCRB.BIT.MSTPB30 -#define MSTP_SCI2 SYSTEM.MSTPCRB.BIT.MSTPB29 -#define MSTP_SMCI2 SYSTEM.MSTPCRB.BIT.MSTPB29 -#define MSTP_SCI5 SYSTEM.MSTPCRB.BIT.MSTPB26 -#define MSTP_SMCI5 SYSTEM.MSTPCRB.BIT.MSTPB26 -#define MSTP_SCI6 SYSTEM.MSTPCRB.BIT.MSTPB25 -#define MSTP_SMCI6 SYSTEM.MSTPCRB.BIT.MSTPB25 -#define MSTP_CRC SYSTEM.MSTPCRB.BIT.MSTPB23 -#define MSTP_RIIC0 SYSTEM.MSTPCRB.BIT.MSTPB21 -#define MSTP_USB0 SYSTEM.MSTPCRB.BIT.MSTPB19 -#define MSTP_RSPI0 SYSTEM.MSTPCRB.BIT.MSTPB17 -#define MSTP_CMPB SYSTEM.MSTPCRB.BIT.MSTPB10 -#define MSTP_ELC SYSTEM.MSTPCRB.BIT.MSTPB9 -#define MSTP_DOC SYSTEM.MSTPCRB.BIT.MSTPB6 -#define MSTP_SCI12 SYSTEM.MSTPCRB.BIT.MSTPB4 -#define MSTP_SMCI12 SYSTEM.MSTPCRB.BIT.MSTPB4 -#define MSTP_SCI8 SYSTEM.MSTPCRC.BIT.MSTPC27 -#define MSTP_SMCI8 SYSTEM.MSTPCRC.BIT.MSTPC27 -#define MSTP_SCI9 SYSTEM.MSTPCRC.BIT.MSTPC26 -#define MSTP_SMCI9 SYSTEM.MSTPCRC.BIT.MSTPC26 -#define MSTP_IRDA SYSTEM.MSTPCRC.BIT.MSTPC20 -#define MSTP_CAC SYSTEM.MSTPCRC.BIT.MSTPC19 -#define MSTP_RAM0 SYSTEM.MSTPCRC.BIT.MSTPC0 -#define MSTP_SSI0 SYSTEM.MSTPCRD.BIT.MSTPD15 -#define MSTP_LCDC SYSTEM.MSTPCRD.BIT.MSTPD11 -#define MSTP_CTSU SYSTEM.MSTPCRD.BIT.MSTPD10 - -#define __IR( x ) ICU.IR[ IR ## x ].BIT.IR -#define _IR( x ) __IR( x ) -#define IR( x , y ) _IR( _ ## x ## _ ## y ) -#define __DTCE( x ) ICU.DTCER[ DTCE ## x ].BIT.DTCE -#define _DTCE( x ) __DTCE( x ) -#define DTCE( x , y ) _DTCE( _ ## x ## _ ## y ) -#define __IEN( x ) ICU.IER[ IER ## x ].BIT.IEN ## x -#define _IEN( x ) __IEN( x ) -#define IEN( x , y ) _IEN( _ ## x ## _ ## y ) -#define __IPR( x ) ICU.IPR[ IPR ## x ].BIT.IPR -#define _IPR( x ) __IPR( x ) -#define IPR( x , y ) _IPR( _ ## x ## _ ## y ) -#define __VECT( x ) VECT ## x -#define _VECT( x ) __VECT( x ) -#define VECT( x , y ) _VECT( _ ## x ## _ ## y ) -#define __MSTP( x ) MSTP ## x -#define _MSTP( x ) __MSTP( x ) -#define MSTP( x ) _MSTP( _ ## x ) - -#define BSC (*(volatile struct st_bsc __evenaccess *)0x81300) -#define CAC (*(volatile struct st_cac __evenaccess *)0x8B000) -#define CMPB (*(volatile struct st_cmpb __evenaccess *)0x8C580) -#define CMT (*(volatile struct st_cmt __evenaccess *)0x88000) -#define CMT0 (*(volatile struct st_cmt0 __evenaccess *)0x88002) -#define CMT1 (*(volatile struct st_cmt0 __evenaccess *)0x88008) -#define CMT2 (*(volatile struct st_cmt0 __evenaccess *)0x88012) -#define CMT3 (*(volatile struct st_cmt0 __evenaccess *)0x88018) -#define CRC (*(volatile struct st_crc __evenaccess *)0x88280) -#define CTSU (*(volatile struct st_ctsu __evenaccess *)0xA0900) -#define DA (*(volatile struct st_da __evenaccess *)0x88040) -#define DOC (*(volatile struct st_doc __evenaccess *)0x8B080) -#define DTC (*(volatile struct st_dtc __evenaccess *)0x82400) -#define ELC (*(volatile struct st_elc __evenaccess *)0x8B100) -#define FLASH (*(volatile struct st_flash __evenaccess *)0x7FC090) -#define ICU (*(volatile struct st_icu __evenaccess *)0x87000) -#define IRDA (*(volatile struct st_irda __evenaccess *)0x88410) -#define IWDT (*(volatile struct st_iwdt __evenaccess *)0x88030) -#define LCDC (*(volatile struct st_lcdc __evenaccess *)0xA0800) -#define MPC (*(volatile struct st_mpc __evenaccess *)0x8C11F) -#define MTU (*(volatile struct st_mtu __evenaccess *)0x8860A) -#define MTU0 (*(volatile struct st_mtu0 __evenaccess *)0x88690) -#define MTU1 (*(volatile struct st_mtu1 __evenaccess *)0x88690) -#define MTU2 (*(volatile struct st_mtu2 __evenaccess *)0x88692) -#define MTU3 (*(volatile struct st_mtu3 __evenaccess *)0x88600) -#define MTU4 (*(volatile struct st_mtu4 __evenaccess *)0x88600) -#define MTU5 (*(volatile struct st_mtu5 __evenaccess *)0x88694) -#define POE (*(volatile struct st_poe __evenaccess *)0x88900) -#define PORT (*(volatile struct st_port __evenaccess *)0x8C121) -#define PORT0 (*(volatile struct st_port0 __evenaccess *)0x8C000) -#define PORT1 (*(volatile struct st_port1 __evenaccess *)0x8C001) -#define PORT2 (*(volatile struct st_port2 __evenaccess *)0x8C002) -#define PORT3 (*(volatile struct st_port3 __evenaccess *)0x8C003) -#define PORT4 (*(volatile struct st_port4 __evenaccess *)0x8C004) -#define PORT5 (*(volatile struct st_port5 __evenaccess *)0x8C005) -#define PORT9 (*(volatile struct st_port9 __evenaccess *)0x8C009) -#define PORTA (*(volatile struct st_porta __evenaccess *)0x8C00A) -#define PORTB (*(volatile struct st_portb __evenaccess *)0x8C00B) -#define PORTC (*(volatile struct st_portc __evenaccess *)0x8C00C) -#define PORTD (*(volatile struct st_portd __evenaccess *)0x8C00D) -#define PORTE (*(volatile struct st_porte __evenaccess *)0x8C00E) -#define PORTF (*(volatile struct st_portf __evenaccess *)0x8C00F) -#define PORTH (*(volatile struct st_porth __evenaccess *)0x8C051) -#define PORTJ (*(volatile struct st_portj __evenaccess *)0x8C012) -#define RIIC0 (*(volatile struct st_riic __evenaccess *)0x88300) -#define RSPI0 (*(volatile struct st_rspi __evenaccess *)0x88380) -#define RTC (*(volatile struct st_rtc __evenaccess *)0x8C400) -#define RTCB (*(volatile struct st_rtcb __evenaccess *)0x8C402) -#define S12AD (*(volatile struct st_s12ad __evenaccess *)0x89000) -#define SCI0 (*(volatile struct st_sci0 __evenaccess *)0x8A000) -#define SCI1 (*(volatile struct st_sci0 __evenaccess *)0x8A020) -#define SCI2 (*(volatile struct st_sci0 __evenaccess *)0x8A040) -#define SCI5 (*(volatile struct st_sci0 __evenaccess *)0x8A0A0) -#define SCI6 (*(volatile struct st_sci0 __evenaccess *)0x8A0C0) -#define SCI8 (*(volatile struct st_sci0 __evenaccess *)0x8A100) -#define SCI9 (*(volatile struct st_sci0 __evenaccess *)0x8A120) -#define SCI12 (*(volatile struct st_sci12 __evenaccess *)0x8B300) -#define SMCI0 (*(volatile struct st_smci __evenaccess *)0x8A000) -#define SMCI1 (*(volatile struct st_smci __evenaccess *)0x8A020) -#define SMCI2 (*(volatile struct st_smci __evenaccess *)0x8A040) -#define SMCI5 (*(volatile struct st_smci __evenaccess *)0x8A0A0) -#define SMCI6 (*(volatile struct st_smci __evenaccess *)0x8A0C0) -#define SMCI8 (*(volatile struct st_smci __evenaccess *)0x8A100) -#define SMCI9 (*(volatile struct st_smci __evenaccess *)0x8A120) -#define SMCI12 (*(volatile struct st_smci __evenaccess *)0x8B300) -#define SSI0 (*(volatile struct st_ssi __evenaccess *)0x8A500) -#define SYSTEM (*(volatile struct st_system __evenaccess *)0x80000) -#define TEMPS (*(volatile struct st_temps __evenaccess *)0x7FC0AC) -#define TMR0 (*(volatile struct st_tmr0 __evenaccess *)0x88200) -#define TMR1 (*(volatile struct st_tmr1 __evenaccess *)0x88201) -#define TMR2 (*(volatile struct st_tmr0 __evenaccess *)0x88210) -#define TMR3 (*(volatile struct st_tmr1 __evenaccess *)0x88211) -#define TMR01 (*(volatile struct st_tmr01 __evenaccess *)0x88204) -#define TMR23 (*(volatile struct st_tmr01 __evenaccess *)0x88214) -#define USB0 (*(volatile struct st_usb0 __evenaccess *)0xA0000) -#pragma bit_order -#pragma packoption -#endif diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/main.c b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/main.c deleted file mode 100644 index 4e39c6d07..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/main.c +++ /dev/null @@ -1,258 +0,0 @@ -/* - FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. - All rights reserved - - VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. - - This file is part of the FreeRTOS distribution. - - FreeRTOS is free software; you can redistribute it and/or modify it under - the terms of the GNU General Public License (version 2) as published by the - Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. - - *************************************************************************** - >>! NOTE: The modification to the GPL is included to allow you to !<< - >>! distribute a combined work that includes FreeRTOS without being !<< - >>! obliged to provide the source code for proprietary components !<< - >>! outside of the FreeRTOS kernel. !<< - *************************************************************************** - - FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY - WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS - FOR A PARTICULAR PURPOSE. Full license text is available on the following - link: http://www.freertos.org/a00114.html - - *************************************************************************** - * * - * FreeRTOS provides completely free yet professionally developed, * - * robust, strictly quality controlled, supported, and cross * - * platform software that is more than just the market leader, it * - * is the industry's de facto standard. * - * * - * Help yourself get started quickly while simultaneously helping * - * to support the FreeRTOS project by purchasing a FreeRTOS * - * tutorial book, reference manual, or both: * - * http://www.FreeRTOS.org/Documentation * - * * - *************************************************************************** - - http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading - the FAQ page "My application does not run, what could be wrong?". Have you - defined configASSERT()? - - http://www.FreeRTOS.org/support - In return for receiving this top quality - embedded software for free we request you assist our global community by - participating in the support forum. - - http://www.FreeRTOS.org/training - Investing in training allows your team to - be as productive as possible as early as possible. Now you can receive - FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers - Ltd, and the world's leading authority on the world's leading RTOS. - - http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, - including FreeRTOS+Trace - an indispensable productivity tool, a DOS - compatible FAT file system, and our tiny thread aware UDP/IP stack. - - http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. - Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. - - http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High - Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS - licenses offer ticketed support, indemnification and commercial middleware. - - http://www.SafeRTOS.com - High Integrity Systems also provide a safety - engineered and independently SIL3 certified version for use in safety and - mission critical applications that require provable dependability. - - 1 tab == 4 spaces! -*/ - -/****************************************************************************** - * This project provides two demo applications. A simple blinky style project, - * and a more comprehensive test and demo application. The - * mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting (defined in this file) is used to - * select between the two. The simply blinky demo is implemented and described - * in main_blinky.c. The more comprehensive test and demo application is - * implemented and described in main_full.c. - * - * This file implements the code that is not demo specific, including the - * hardware setup, standard FreeRTOS hook functions, and the ISR hander called - * by the RTOS after interrupt entry (including nesting) has been taken care of. - * - * ENSURE TO READ THE DOCUMENTATION PAGE FOR THIS PORT AND DEMO APPLICATION ON - * THE http://www.FreeRTOS.org WEB SITE FOR FULL INFORMATION ON USING THIS DEMO - * APPLICATION, AND ITS ASSOCIATE FreeRTOS ARCHITECTURE PORT! - * - */ - -/* Scheduler include files. */ -#include "FreeRTOS.h" -#include "task.h" -#include "semphr.h" - -/* Renesas includes. */ -/* Renesas includes. */ -#include -#include "r_cg_macrodriver.h" -#include "r_cg_sci.h" -#include "r_rsk_async.h" - -/* Set mainCREATE_SIMPLE_BLINKY_DEMO_ONLY to one to run the simple blinky demo, -or 0 to run the more comprehensive test and demo application. */ -#define mainCREATE_SIMPLE_BLINKY_DEMO_ONLY 0 - -/*-----------------------------------------------------------*/ - -/* - * Configure the hardware as necessary to run this demo. - */ -static void prvSetupHardware( void ); - -/* - * main_blinky() is used when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 1. - * main_full() is used when mainCREATE_SIMPLE_BLINKY_DEMO_ONLY is set to 0. - */ -#if( mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 ) - extern void main_blinky( void ); -#else - extern void main_full( void ); -#endif /* #if mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 */ - -/* Prototypes for the standard FreeRTOS callback/hook functions implemented -within this file. */ -void vApplicationMallocFailedHook( void ); -void vApplicationIdleHook( void ); -void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName ); -void vApplicationTickHook( void ); - -/*-----------------------------------------------------------*/ - -int main( void ) -{ - /* Configure the hardware ready to run the demo. */ - prvSetupHardware(); - - /* The mainCREATE_SIMPLE_BLINKY_DEMO_ONLY setting is described at the top - of this file. */ - #if( mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 1 ) - { - main_blinky(); - } - #else - { - main_full(); - } - #endif - - return 0; -} -/*-----------------------------------------------------------*/ - -static void prvSetupHardware( void ) -{ - /* Set up SCI1 receive buffer */ - R_SCI1_Serial_Receive((uint8_t *) &g_rx_char, 1); - - /* Enable SCI1 operations */ - R_SCI1_Start(); - - LED0 = LED_OFF; - LED1 = LED_OFF; - LED2 = LED_OFF; - LED3 = LED_OFF; -} -/*-----------------------------------------------------------*/ - -void vApplicationMallocFailedHook( void ) -{ - /* Called if a call to pvPortMalloc() fails because there is insufficient - free memory available in the FreeRTOS heap. pvPortMalloc() is called - internally by FreeRTOS API functions that create tasks, queues, software - timers, and semaphores. The size of the FreeRTOS heap is set by the - configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */ - - /* Force an assert. */ - configASSERT( ( volatile void * ) NULL ); -} -/*-----------------------------------------------------------*/ - -void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName ) -{ - ( void ) pcTaskName; - ( void ) pxTask; - - /* Run time stack overflow checking is performed if - configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook - function is called if a stack overflow is detected. */ - - /* Force an assert. */ - configASSERT( ( volatile void * ) NULL ); -} -/*-----------------------------------------------------------*/ - -void vApplicationIdleHook( void ) -{ -volatile size_t xFreeHeapSpace; - - /* This is just a trivial example of an idle hook. It is called on each - cycle of the idle task. It must *NOT* attempt to block. In this case the - idle task just queries the amount of FreeRTOS heap that remains. See the - memory management section on the http://www.FreeRTOS.org web site for memory - management options. If there is a lot of heap memory free then the - configTOTAL_HEAP_SIZE value in FreeRTOSConfig.h can be reduced to free up - RAM. */ - xFreeHeapSpace = xPortGetFreeHeapSize(); - - /* Remove compiler warning about xFreeHeapSpace being set but never used. */ - ( void ) xFreeHeapSpace; -} -/*-----------------------------------------------------------*/ - -void vApplicationTickHook( void ) -{ - #if mainCREATE_SIMPLE_BLINKY_DEMO_ONLY == 0 - { - extern void vFullDemoTickHook( void ); - - vFullDemoTickHook(); - } - #endif -} -/*-----------------------------------------------------------*/ - -/* The RX port uses this callback function to configure its tick interrupt. -This allows the application to choose the tick interrupt source. */ -void vApplicationSetupTimerInterrupt( void ) -{ -const uint32_t ulEnableRegisterWrite = 0xA50BUL, ulDisableRegisterWrite = 0xA500UL; - - /* Disable register write protection. */ - SYSTEM.PRCR.WORD = ulEnableRegisterWrite; - - /* Enable compare match timer 0. */ - MSTP( CMT0 ) = 0; - - /* Interrupt on compare match. */ - CMT0.CMCR.BIT.CMIE = 1; - - /* Set the compare match value. */ - CMT0.CMCOR = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / configTICK_RATE_HZ ) -1 ) / 8 ); - - /* Divide the PCLK by 8. */ - CMT0.CMCR.BIT.CKS = 0; - - /* Enable the interrupt... */ - _IEN( _CMT0_CMI0 ) = 1; - - /* ...and set its priority to the application defined kernel priority. */ - _IPR( _CMT0_CMI0 ) = configKERNEL_INTERRUPT_PRIORITY; - - /* Start the timer. */ - CMT.CMSTR0.BIT.STR0 = 1; - - /* Reneable register protection. */ - SYSTEM.PRCR.WORD = ulDisableRegisterWrite; -} - - - diff --git a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/rskrx113def.h b/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/rskrx113def.h deleted file mode 100644 index cd001d24a..000000000 --- a/FreeRTOS/Demo/RX113-RSK_Renesas_e2studio/src/rskrx113def.h +++ /dev/null @@ -1,61 +0,0 @@ -/******************************************************************************* -* DISCLAIMER -* This software is supplied by Renesas Electronics Corporation and is only -* intended for use with Renesas products. No other uses are authorized. This -* software is owned by Renesas Electronics Corporation and is protected under -* all applicable laws, including copyright laws. -* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING -* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT -* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE -* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED. -* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS -* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE -* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR -* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE -* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software -* and to discontinue the availability of this software. By using this software, -* you agree to the additional terms and conditions found by accessing the -* following link: -* http://www.renesas.com/disclaimer -* -* Copyright (C) 2014 Renesas Electronics Corporation. All rights reserved. -*******************************************************************************/ -/******************************************************************************* -* File Name : rskrx113def.h -* Device(s) : R5F51138AxFP -* Tool-Chain : CCRX -* H/W Platform : RSKRX113 -* Description : Defines macros relating to the RSK user LEDs and switches -* Creation Date: 26/08/2014 -*******************************************************************************/ - - -#ifndef RSKRX113_H -#define RSKRX113_H - -/******************************************************************************* -User Defines -*******************************************************************************/ -/* General Values */ -#define LED_ON (0) -#define LED_OFF (1) -#define SET_BIT_HIGH (1) -#define SET_BIT_LOW (0) -#define SET_BYTE_HIGH (0xFF) -#define SET_BYTE_LOW (0x00) - -/* Switches */ -#define SW1 (PORTJ.PIDR.BIT.B0) -#define SW2 (PORT3.PIDR.BIT.B2) -#define SW3 (PORT2.PIDR.BIT.B7) - -/* LED port settings */ -#define LED0 (PORT2.PODR.BIT.B2) -#define LED1 (PORT2.PODR.BIT.B3) -#define LED2 (PORT2.PODR.BIT.B4) -#define LED3 (PORT2.PODR.BIT.B5) - - -#endif - diff --git a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/.project b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/.project index 7708d21e5..b6b19c08a 100644 --- a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/.project +++ b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/.project @@ -42,6 +42,78 @@ + + 1443109912507 + + 6 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-RTOSDemo.dep + + + + 1443109912517 + + 6 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-RTOSDemo.ewd + + + + 1443109912517 + + 6 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-RTOSDemo.ewp + + + + 1443109912527 + + 6 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-RTOSDemo.ewt + + + + 1443109912537 + + 6 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-RTOSDemo.eww + + + + 1443109912537 + + 10 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-Debug + + + + 1443169247928 + src + 6 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-PriorityDefinitions.h + + + + 1443169247928 + src + 10 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-IAR_Support + + 1442956878652 src/FreeRTOS_Source @@ -51,6 +123,15 @@ 1.0-name-matches-false-false-croutine.c + + 1443109933450 + src/Main_Full + 6 + + org.eclipse.ui.ide.multiFilter + 1.0-name-matches-false-false-*IAR.* + + 1442956966430 src/FreeRTOS_Source/portable diff --git a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/.settings/language.settings.xml b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/.settings/language.settings.xml index 3ab9b783c..0413bf5d5 100644 --- a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/.settings/language.settings.xml +++ b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/.settings/language.settings.xml @@ -3,7 +3,7 @@ - + diff --git a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h index f0c3446bf..82f660ee1 100644 --- a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h +++ b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/FreeRTOSConfig.h @@ -70,8 +70,14 @@ #ifndef FREERTOS_CONFIG_H #define FREERTOS_CONFIG_H -/* Renesas hardware definition header. */ -#include "iodefine.h" +#ifdef __ICCRX__ + #include + #include +#endif + +#ifdef __GNUC__ + #include "iodefine.h" +#endif /*----------------------------------------------------------- * Application specific definitions. @@ -128,7 +134,7 @@ kernel is doing. */ /* The peripheral used to generate the tick interrupt is configured as part of the application code. This constant should be set to the vector number of the peripheral chosen. As supplied this is CMT0. */ -#define configTICK_VECTOR _CMT0_CMI0 +#define configTICK_VECTOR VECT_CMT0_CMI0 /* Set the following definitions to 1 to include the API function, or zero to exclude the API function. */ diff --git a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/Main_Full/RegTest_IAR.s b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/Main_Full/RegTest_IAR.s new file mode 100644 index 000000000..af07b4bf0 --- /dev/null +++ b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/Main_Full/RegTest_IAR.s @@ -0,0 +1,304 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + + PUBLIC _vRegTest1Implementation + PUBLIC _vRegTest2Implementation + + EXTERN _ulRegTest1LoopCounter + EXTERN _ulRegTest2LoopCounter + + RSEG CODE:CODE(4) + +/* This function is explained in the comments at the top of main.c. */ +_vRegTest1Implementation: + + ;/* Put a known value in the guard byte of the accumulators. */ + MOV.L #10, R1 + MVTACGU R1, A0 + MOV.L #20, R1 + MVTACGU R1, A1 + + /* Put a known value in each register. */ + MOV #1, R1 + MOV #2, R2 + MOV #3, R3 + MOV #4, R4 + MOV #5, R5 + MOV #6, R6 + MOV #7, R7 + MOV #8, R8 + MOV #9, R9 + MOV #10, R10 + MOV #11, R11 + MOV #12, R12 + MOV #13, R13 + MOV #14, R14 + MOV #15, R15 + + ;/* Put a known value in the hi and low of the accumulators. */ + MVTACHI R1, A0 + MVTACLO R2, A0 + MVTACHI R3, A1 + MVTACLO R4, A1 + /* Loop, checking each itteration that each register still contains the + expected value. */ +TestLoop1: + + /* Push the registers that are going to get clobbered. */ + PUSHM R14-R15 + + /* Increment the loop counter to show this task is still getting CPU time. */ + MOV #_ulRegTest1LoopCounter, R14 + MOV [ R14 ], R15 + ADD #1, R15 + MOV R15, [ R14 ] + + /* Yield to extend the text coverage. Set the bit in the ITU SWINTR register. */ + MOV #1, R14 + MOV #0872E0H, R15 + MOV.B R14, [R15] + NOP + NOP + + ;/* Check accumulators. */ + MVFACHI #0, A0, R15 + CMP #1, R15 + BNE RegTest1Error + MVFACLO #0, A0, R15 + CMP #2, R15 + BNE RegTest1Error + MVFACGU #0, A0, R15 + CMP #10, R15 + BNE RegTest1Error + MVFACHI #0, A1, R15 + CMP #3, R15 + BNE RegTest1Error + MVFACLO #0, A1, R15 + CMP #4, R15 + BNE RegTest1Error + MVFACGU #0, A1, R15 + CMP #20, R15 + BNE RegTest1Error + + /* Restore the clobbered registers. */ + POPM R14-R15 + + /* Now compare each register to ensure it still contains the value that was + set before this loop was entered. */ + CMP #1, R1 + BNE RegTest1Error + CMP #2, R2 + BNE RegTest1Error + CMP #3, R3 + BNE RegTest1Error + CMP #4, R4 + BNE RegTest1Error + CMP #5, R5 + BNE RegTest1Error + CMP #6, R6 + BNE RegTest1Error + CMP #7, R7 + BNE RegTest1Error + CMP #8, R8 + BNE RegTest1Error + CMP #9, R9 + BNE RegTest1Error + CMP #10, R10 + BNE RegTest1Error + CMP #11, R11 + BNE RegTest1Error + CMP #12, R12 + BNE RegTest1Error + CMP #13, R13 + BNE RegTest1Error + CMP #14, R14 + BNE RegTest1Error + CMP #15, R15 + BNE RegTest1Error + + /* All comparisons passed, start a new itteratio of this loop. */ + BRA TestLoop1 + +RegTest1Error: + /* A compare failed, just loop here so the loop counter stops incrementing + - causing the check task to indicate the error. */ + BRA RegTest1Error +/*-----------------------------------------------------------*/ + +/* This function is explained in the comments at the top of main.c. */ +_vRegTest2Implementation: + + ;/* Put a known value in the guard byte of the accumulators. */ + MOV.L #1H, R1 + MVTACGU R1, A0 + MOV.L #2H, R1 + MVTACGU R1, A1 + + /* Put a known value in each register. */ + MOV #10H, R1 + MOV #20H, R2 + MOV #30H, R3 + MOV #40H, R4 + MOV #50H, R5 + MOV #60H, R6 + MOV #70H, R7 + MOV #80H, R8 + MOV #90H, R9 + MOV #100H, R10 + MOV #110H, R11 + MOV #120H, R12 + MOV #130H, R13 + MOV #140H, R14 + MOV #150H, R15 + + ;/* Put a known value in the hi and low of the accumulators. */ + MVTACHI R1, A0 + MVTACLO R2, A0 + MVTACHI R3, A1 + MVTACLO R4, A1 + + /* Loop, checking each itteration that each register still contains the + expected value. */ +TestLoop2: + + /* Push the registers that are going to get clobbered. */ + PUSHM R14-R15 + + /* Increment the loop counter to show this task is still getting CPU time. */ + MOV #_ulRegTest2LoopCounter, R14 + MOV [ R14 ], R15 + ADD #1, R15 + MOV R15, [ R14 ] + + ;/* Check accumulators. */ + MVFACHI #0, A0, R15 + CMP #10H, R15 + BNE RegTest1Error + MVFACLO #0, A0, R15 + CMP #20H, R15 + BNE RegTest1Error + MVFACGU #0, A0, R15 + CMP #1H, R15 + BNE RegTest1Error + MVFACHI #0, A1, R15 + CMP #30H, R15 + BNE RegTest1Error + MVFACLO #0, A1, R15 + CMP #40H, R15 + BNE RegTest1Error + MVFACGU #0, A1, R15 + CMP #2H, R15 + BNE RegTest1Error + + /* Restore the clobbered registers. */ + POPM R14-R15 + + /* Now compare each register to ensure it still contains the value that was + set before this loop was entered. */ + CMP #10H, R1 + BNE RegTest2Error + CMP #20H, R2 + BNE RegTest2Error + CMP #30H, R3 + BNE RegTest2Error + CMP #40H, R4 + BNE RegTest2Error + CMP #50H, R5 + BNE RegTest2Error + CMP #60H, R6 + BNE RegTest2Error + CMP #70H, R7 + BNE RegTest2Error + CMP #80H, R8 + BNE RegTest2Error + CMP #90H, R9 + BNE RegTest2Error + CMP #100H, R10 + BNE RegTest2Error + CMP #110H, R11 + BNE RegTest2Error + CMP #120H, R12 + BNE RegTest2Error + CMP #130H, R13 + BNE RegTest2Error + CMP #140H, R14 + BNE RegTest2Error + CMP #150H, R15 + BNE RegTest2Error + + /* All comparisons passed, start a new itteratio of this loop. */ + BRA TestLoop2 + +RegTest2Error: + /* A compare failed, just loop here so the loop counter stops incrementing + - causing the check task to indicate the error. */ + BRA RegTest2Error + + + END diff --git a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/PriorityDefinitions.h b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/PriorityDefinitions.h new file mode 100644 index 000000000..1516a0753 --- /dev/null +++ b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/PriorityDefinitions.h @@ -0,0 +1,86 @@ +/* + FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd. + All rights reserved + + VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION. + + This file is part of the FreeRTOS distribution. + + FreeRTOS is free software; you can redistribute it and/or modify it under + the terms of the GNU General Public License (version 2) as published by the + Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception. + + *************************************************************************** + >>! NOTE: The modification to the GPL is included to allow you to !<< + >>! distribute a combined work that includes FreeRTOS without being !<< + >>! obliged to provide the source code for proprietary components !<< + >>! outside of the FreeRTOS kernel. !<< + *************************************************************************** + + FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. Full license text is available on the following + link: http://www.freertos.org/a00114.html + + *************************************************************************** + * * + * FreeRTOS provides completely free yet professionally developed, * + * robust, strictly quality controlled, supported, and cross * + * platform software that is more than just the market leader, it * + * is the industry's de facto standard. * + * * + * Help yourself get started quickly while simultaneously helping * + * to support the FreeRTOS project by purchasing a FreeRTOS * + * tutorial book, reference manual, or both: * + * http://www.FreeRTOS.org/Documentation * + * * + *************************************************************************** + + http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading + the FAQ page "My application does not run, what could be wrong?". Have you + defined configASSERT()? + + http://www.FreeRTOS.org/support - In return for receiving this top quality + embedded software for free we request you assist our global community by + participating in the support forum. + + http://www.FreeRTOS.org/training - Investing in training allows your team to + be as productive as possible as early as possible. Now you can receive + FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers + Ltd, and the world's leading authority on the world's leading RTOS. + + http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products, + including FreeRTOS+Trace - an indispensable productivity tool, a DOS + compatible FAT file system, and our tiny thread aware UDP/IP stack. + + http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate. + Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS. + + http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High + Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS + licenses offer ticketed support, indemnification and commercial middleware. + + http://www.SafeRTOS.com - High Integrity Systems also provide a safety + engineered and independently SIL3 certified version for use in safety and + mission critical applications that require provable dependability. + + 1 tab == 4 spaces! +*/ + +#ifndef PRIORITY_DEFINITIONS_H +#define PRIORITY_DEFINITIONS_H + +#ifndef __IASMRX__ + #error This file is only intended to be included from the FreeRTOS IAR port layer assembly file. +#endif + +/* The interrupt priority used by the kernel itself for the tick interrupt and +the pended interrupt. This would normally be the lowest priority. */ +#define configKERNEL_INTERRUPT_PRIORITY 1 + +/* The maximum interrupt priority from which FreeRTOS API calls can be made. +Interrupts that use a priority above this will not be effected by anything the +kernel is doing. */ +#define configMAX_SYSCALL_INTERRUPT_PRIORITY 4 + +#endif /* PRIORITY_DEFINITIONS_H */ diff --git a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h index e8e55270d..f38136cec 100644 --- a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h +++ b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/cg_src/r_cg_macrodriver.h @@ -2,15 +2,15 @@ * DISCLAIMER * This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products. * No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all -* applicable laws, including copyright laws. +* applicable laws, including copyright laws. * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED * OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND * NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY * LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT, * INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR * ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. -* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability -* of this software. By using this software, you agree to the additional terms and conditions found by accessing the +* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability +* of this software. By using this software, you agree to the additional terms and conditions found by accessing the * following link: * http://www.renesas.com/disclaimer * @@ -30,8 +30,15 @@ /*********************************************************************************************************************** Includes ***********************************************************************************************************************/ -#include "../iodefine.h" -#include "r_cg_interrupt_handlers.h" +#ifdef __ICCRX__ + #include +#endif + +#ifdef __GNUC__ + #include "../iodefine.h" +#endif + +//_RB_#include "r_cg_interrupt_handlers.h" /*********************************************************************************************************************** Macro definitions (Register bit) @@ -78,14 +85,14 @@ Typedef definitions typedef unsigned short uint16_t; typedef signed long int32_t; typedef unsigned long uint32_t; - + typedef signed char int_least8_t; typedef signed short int_least16_t; typedef signed long int_least32_t; typedef unsigned char uint_least8_t; typedef unsigned short uint_least16_t; typedef unsigned long uint_least32_t; - #endif + #endif typedef unsigned short MD_STATUS; #define __TYPEDEF__ diff --git a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/main.c b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/main.c index 409c03775..5af5cc6db 100644 --- a/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/main.c +++ b/FreeRTOS/Demo/RX200_RX231-RSK_GCC_e2studio_IAR/src/main.c @@ -246,6 +246,26 @@ const uint32_t ulEnableRegisterWrite = 0xA50BUL, ulDisableRegisterWrite = 0xA500 /* Reneable register protection. */ SYSTEM.PRCR.WORD = ulDisableRegisterWrite; } +/*-----------------------------------------------------------*/ + +#ifdef __ICCRX__ + + #include + + /* Called from the C start up code when compiled with IAR. */ + #pragma diag_suppress = Pm011 + int __low_level_init(void) + #pragma diag_default = Pm011 + { + extern void R_Systeminit( void ); + + __disable_interrupt(); + R_Systeminit(); + + return (int)(1U); + } + +#endif /* __ICCRX__ */ diff --git a/FreeRTOS/Demo/RX700_RX71M_RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni b/FreeRTOS/Demo/RX700_RX71M_RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni index c48d2fd74..9d63d239f 100644 --- a/FreeRTOS/Demo/RX700_RX71M_RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni +++ b/FreeRTOS/Demo/RX700_RX71M_RSK_GCC_e2studio_IAR/settings/RTOSDemo.dni @@ -53,116 +53,116 @@ PinMode=0 RegMode=0 Endian=0 ExtMemBlockNum=55 -ExtMemEndian_000=0 -ExtMemCondAccess_000=0 -ExtMemEndian_001=0 -ExtMemCondAccess_001=0 -ExtMemEndian_002=0 -ExtMemCondAccess_002=0 -ExtMemEndian_003=0 -ExtMemCondAccess_003=0 -ExtMemEndian_004=0 -ExtMemCondAccess_004=0 -ExtMemEndian_005=0 -ExtMemCondAccess_005=0 -ExtMemEndian_006=0 -ExtMemCondAccess_006=0 -ExtMemEndian_007=0 -ExtMemCondAccess_007=0 -ExtMemEndian_008=0 -ExtMemCondAccess_008=0 -ExtMemEndian_009=0 -ExtMemCondAccess_009=0 -ExtMemEndian_010=0 -ExtMemCondAccess_010=0 -ExtMemEndian_011=0 -ExtMemCondAccess_011=0 -ExtMemEndian_012=0 -ExtMemCondAccess_012=0 -ExtMemEndian_013=0 -ExtMemCondAccess_013=0 -ExtMemEndian_014=0 -ExtMemCondAccess_014=0 -ExtMemEndian_015=0 -ExtMemCondAccess_015=0 -ExtMemEndian_016=0 -ExtMemCondAccess_016=0 -ExtMemEndian_017=0 -ExtMemCondAccess_017=0 -ExtMemEndian_018=0 -ExtMemCondAccess_018=0 -ExtMemEndian_019=0 -ExtMemCondAccess_019=0 -ExtMemEndian_020=0 -ExtMemCondAccess_020=0 -ExtMemEndian_021=0 -ExtMemCondAccess_021=0 -ExtMemEndian_022=0 -ExtMemCondAccess_022=0 -ExtMemEndian_023=0 -ExtMemCondAccess_023=0 -ExtMemEndian_024=0 -ExtMemCondAccess_024=0 -ExtMemEndian_025=0 -ExtMemCondAccess_025=0 -ExtMemEndian_026=0 -ExtMemCondAccess_026=0 -ExtMemEndian_027=0 -ExtMemCondAccess_027=0 -ExtMemEndian_028=0 -ExtMemCondAccess_028=0 -ExtMemEndian_029=0 -ExtMemCondAccess_029=0 -ExtMemEndian_030=0 -ExtMemCondAccess_030=0 -ExtMemEndian_031=0 -ExtMemCondAccess_031=0 -ExtMemEndian_032=0 -ExtMemCondAccess_032=0 -ExtMemEndian_033=0 -ExtMemCondAccess_033=0 -ExtMemEndian_034=0 -ExtMemCondAccess_034=0 -ExtMemEndian_035=0 -ExtMemCondAccess_035=0 -ExtMemEndian_036=0 -ExtMemCondAccess_036=0 -ExtMemEndian_037=0 -ExtMemCondAccess_037=0 -ExtMemEndian_038=0 -ExtMemCondAccess_038=0 -ExtMemEndian_039=0 -ExtMemCondAccess_039=0 -ExtMemEndian_040=0 -ExtMemCondAccess_040=0 -ExtMemEndian_041=0 -ExtMemCondAccess_041=0 -ExtMemEndian_042=0 -ExtMemCondAccess_042=0 -ExtMemEndian_043=0 -ExtMemCondAccess_043=0 -ExtMemEndian_044=0 -ExtMemCondAccess_044=0 -ExtMemEndian_045=0 -ExtMemCondAccess_045=0 -ExtMemEndian_046=0 -ExtMemCondAccess_046=0 -ExtMemEndian_047=0 -ExtMemCondAccess_047=0 -ExtMemEndian_048=0 -ExtMemCondAccess_048=0 -ExtMemEndian_049=0 -ExtMemCondAccess_049=0 -ExtMemEndian_050=0 -ExtMemCondAccess_050=0 -ExtMemEndian_051=0 -ExtMemCondAccess_051=0 -ExtMemEndian_052=0 -ExtMemCondAccess_052=0 -ExtMemEndian_053=0 -ExtMemCondAccess_053=0 -ExtMemEndian_054=0 -ExtMemCondAccess_054=0 +ExtMemEndian_000=0 +ExtMemCondAccess_000=0 +ExtMemEndian_001=0 +ExtMemCondAccess_001=0 +ExtMemEndian_002=0 +ExtMemCondAccess_002=0 +ExtMemEndian_003=0 +ExtMemCondAccess_003=0 +ExtMemEndian_004=0 +ExtMemCondAccess_004=0 +ExtMemEndian_005=0 +ExtMemCondAccess_005=0 +ExtMemEndian_006=0 +ExtMemCondAccess_006=0 +ExtMemEndian_007=0 +ExtMemCondAccess_007=0 +ExtMemEndian_008=0 +ExtMemCondAccess_008=0 +ExtMemEndian_009=0 +ExtMemCondAccess_009=0 +ExtMemEndian_010=0 +ExtMemCondAccess_010=0 +ExtMemEndian_011=0 +ExtMemCondAccess_011=0 +ExtMemEndian_012=0 +ExtMemCondAccess_012=0 +ExtMemEndian_013=0 +ExtMemCondAccess_013=0 +ExtMemEndian_014=0 +ExtMemCondAccess_014=0 +ExtMemEndian_015=0 +ExtMemCondAccess_015=0 +ExtMemEndian_016=0 +ExtMemCondAccess_016=0 +ExtMemEndian_017=0 +ExtMemCondAccess_017=0 +ExtMemEndian_018=0 +ExtMemCondAccess_018=0 +ExtMemEndian_019=0 +ExtMemCondAccess_019=0 +ExtMemEndian_020=0 +ExtMemCondAccess_020=0 +ExtMemEndian_021=0 +ExtMemCondAccess_021=0 +ExtMemEndian_022=0 +ExtMemCondAccess_022=0 +ExtMemEndian_023=0 +ExtMemCondAccess_023=0 +ExtMemEndian_024=0 +ExtMemCondAccess_024=0 +ExtMemEndian_025=0 +ExtMemCondAccess_025=0 +ExtMemEndian_026=0 +ExtMemCondAccess_026=0 +ExtMemEndian_027=0 +ExtMemCondAccess_027=0 +ExtMemEndian_028=0 +ExtMemCondAccess_028=0 +ExtMemEndian_029=0 +ExtMemCondAccess_029=0 +ExtMemEndian_030=0 +ExtMemCondAccess_030=0 +ExtMemEndian_031=0 +ExtMemCondAccess_031=0 +ExtMemEndian_032=0 +ExtMemCondAccess_032=0 +ExtMemEndian_033=0 +ExtMemCondAccess_033=0 +ExtMemEndian_034=0 +ExtMemCondAccess_034=0 +ExtMemEndian_035=0 +ExtMemCondAccess_035=0 +ExtMemEndian_036=0 +ExtMemCondAccess_036=0 +ExtMemEndian_037=0 +ExtMemCondAccess_037=0 +ExtMemEndian_038=0 +ExtMemCondAccess_038=0 +ExtMemEndian_039=0 +ExtMemCondAccess_039=0 +ExtMemEndian_040=0 +ExtMemCondAccess_040=0 +ExtMemEndian_041=0 +ExtMemCondAccess_041=0 +ExtMemEndian_042=0 +ExtMemCondAccess_042=0 +ExtMemEndian_043=0 +ExtMemCondAccess_043=0 +ExtMemEndian_044=0 +ExtMemCondAccess_044=0 +ExtMemEndian_045=0 +ExtMemCondAccess_045=0 +ExtMemEndian_046=0 +ExtMemCondAccess_046=0 +ExtMemEndian_047=0 +ExtMemCondAccess_047=0 +ExtMemEndian_048=0 +ExtMemCondAccess_048=0 +ExtMemEndian_049=0 +ExtMemCondAccess_049=0 +ExtMemEndian_050=0 +ExtMemCondAccess_050=0 +ExtMemEndian_051=0 +ExtMemCondAccess_051=0 +ExtMemEndian_052=0 +ExtMemCondAccess_052=0 +ExtMemEndian_053=0 +ExtMemCondAccess_053=0 +ExtMemEndian_054=0 +ExtMemCondAccess_054=0 InputClock=25.000000 ICLK=240.000000 AllowClkSrcChange=0 diff --git a/FreeRTOS/Demo/RX700_RX71M_RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt b/FreeRTOS/Demo/RX700_RX71M_RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt index d82098c0f..429531515 100644 --- a/FreeRTOS/Demo/RX700_RX71M_RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt +++ b/FreeRTOS/Demo/RX700_RX71M_RSK_GCC_e2studio_IAR/settings/RTOSDemo.wsdt @@ -29,7 +29,7 @@ - + TabID-13537-752 @@ -41,7 +41,7 @@ - 0 + 0 TabID-29660-3316 @@ -57,7 +57,7 @@ - 0 + 0 @@ -70,7 +70,7 @@ - iaridepm.enu1-2-2742400-2-2200200119048203252239286756098-2-21981682-2-216842001002381203252119048203252 + iaridepm.enu1-2-2742400-2-2200200119048203252239286756098-2-21981682-2-216842001002381203252119048203252 diff --git a/FreeRTOS/Source/portable/IAR/RX100/port.c b/FreeRTOS/Source/portable/IAR/RX100/port.c index c600499b1..f3414cc14 100644 --- a/FreeRTOS/Source/portable/IAR/RX100/port.c +++ b/FreeRTOS/Source/portable/IAR/RX100/port.c @@ -82,7 +82,8 @@ #include "string.h" /* Hardware specifics. */ -#include "iorx111.h" +#warning Used to include the chip specific header here. +#include "machine.h" /*-----------------------------------------------------------*/