From: Chin Liang See Date: Wed, 21 Sep 2016 02:26:01 +0000 (+0800) Subject: arm: socfpga: vining_fpga: Adding handoff for SDRAM ctrlcfg.extratime1 X-Git-Tag: v2016.11-rc3~18^2~4 X-Git-Url: https://git.sur5r.net/?a=commitdiff_plain;h=1c140fd2b4e024dc50415c40e93d66c02c47ac1e;p=u-boot arm: socfpga: vining_fpga: Adding handoff for SDRAM ctrlcfg.extratime1 Adding new handoff for SDRAM ctrcfg.extratime1 which is required for stable LPDDR2 operation. Since the board is using DDR3, the handoff is set to default value 0. Signed-off-by: Chin Liang See Cc: Marek Vasut Cc: Dinh Nguyen --- diff --git a/board/samtec/vining_fpga/qts/sdram_config.h b/board/samtec/vining_fpga/qts/sdram_config.h index 74cb405601..372e8bc5cc 100644 --- a/board/samtec/vining_fpga/qts/sdram_config.h +++ b/board/samtec/vining_fpga/qts/sdram_config.h @@ -49,6 +49,9 @@ #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TRTP 6 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING4_PWRDOWNEXIT 3 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING4_SELFRFSHEXIT 200 +#define CONFIG_HPS_SDR_CTRLCFG_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR 0 +#define CONFIG_HPS_SDR_CTRLCFG_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_BC 0 +#define CONFIG_HPS_SDR_CTRLCFG_EXTRATIME1_CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP 0 #define CONFIG_HPS_SDR_CTRLCFG_FIFOCFG_INCSYNC 0 #define CONFIG_HPS_SDR_CTRLCFG_FIFOCFG_SYNCMODE 0 #define CONFIG_HPS_SDR_CTRLCFG_FPGAPORTRST 0x0