From: Heiko Stübner Date: Sat, 18 Feb 2017 18:46:22 +0000 (+0100) Subject: rockchip: clk: rk3288: limit gpll and cpll init to SPL build X-Git-Tag: v2017.05-rc1~55^2~40 X-Git-Url: https://git.sur5r.net/?a=commitdiff_plain;h=6496498a626dbde4d0ed96406e4efee9ff2ab0c0;p=u-boot rockchip: clk: rk3288: limit gpll and cpll init to SPL build The gpll and cpll init values are only used in rk_clk_init in the SPL and therefore produce compile time warnings in regular uboot builds. Fix that with an #ifdef. Signed-off-by: Heiko Stuebner Acked-by: Simon Glass Added rockchip tag: Signed-off-by: Simon Glass --- diff --git a/drivers/clk/rockchip/clk_rk3288.c b/drivers/clk/rockchip/clk_rk3288.c index d15504c3aa..78356766a7 100644 --- a/drivers/clk/rockchip/clk_rk3288.c +++ b/drivers/clk/rockchip/clk_rk3288.c @@ -131,8 +131,10 @@ enum { /* Keep divisors as low as possible to reduce jitter and power usage */ static const struct pll_div apll_init_cfg = PLL_DIVISORS(APLL_HZ, 1, 1); +#ifdef CONFIG_SPL_BUILD static const struct pll_div gpll_init_cfg = PLL_DIVISORS(GPLL_HZ, 2, 2); static const struct pll_div cpll_init_cfg = PLL_DIVISORS(CPLL_HZ, 1, 2); +#endif static int rkclk_set_pll(struct rk3288_cru *cru, enum rk_clk_id clk_id, const struct pll_div *div)