]> git.sur5r.net Git - freertos/blob - FreeRTOS/Demo/CORTEX_A5_SAMA5D2x_Xplained_IAR/AtmelFiles/drivers/cortex-a/mmu.h
Add SAMA5D2 Xplained IAR demo.
[freertos] / FreeRTOS / Demo / CORTEX_A5_SAMA5D2x_Xplained_IAR / AtmelFiles / drivers / cortex-a / mmu.h
1 /* ----------------------------------------------------------------------------\r
2  *         SAM Software Package License\r
3  * ----------------------------------------------------------------------------\r
4  * Copyright (c) 2015, Atmel Corporation\r
5  *\r
6  * All rights reserved.\r
7  *\r
8  * Redistribution and use in source and binary forms, with or without\r
9  * modification, are permitted provided that the following conditions are met:\r
10  *\r
11  * - Redistributions of source code must retain the above copyright notice,\r
12  * this list of conditions and the disclaimer below.\r
13  *\r
14  * Atmel's name may not be used to endorse or promote products derived from\r
15  * this software without specific prior written permission.\r
16  *\r
17  * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR\r
18  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF\r
19  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE\r
20  * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,\r
21  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT\r
22  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,\r
23  * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF\r
24  * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING\r
25  * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,\r
26  * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\r
27  * ----------------------------------------------------------------------------\r
28  */\r
29 \r
30 #ifndef _MMU_\r
31 #define _MMU_\r
32 \r
33 /*----------------------------------------------------------------------------\r
34  *        Exported definitions\r
35  *----------------------------------------------------------------------------*/\r
36 \r
37 #define TTB_TYPE(x)                ((x) << 0)\r
38 #define TTB_TYPE_SECT              TTB_TYPE(2)\r
39 \r
40 #define TTB_SECT_B(x)              ((x) << 2)\r
41 #define TTB_SECT_WRITE_THROUGH     TTB_SECT_B(0)\r
42 #define TTB_SECT_WRITE_BACK        TTB_SECT_B(1)\r
43 \r
44 #define TTB_SECT_C(x)              ((x) << 3)\r
45 #define TTB_SECT_NON_CACHEABLE     TTB_SECT_C(0)\r
46 #define TTB_SECT_CACHEABLE         TTB_SECT_C(1)\r
47 \r
48 #define TTB_SECT_XN(x)             ((x) << 4)\r
49 #define TTB_SECT_EXEC              TTB_SECT_XN(0)\r
50 #define TTB_SECT_EXEC_NEVER        TTB_SECT_XN(1)\r
51 \r
52 #define TTB_SECT_DOMAIN(x)         ((x) << 5)\r
53 \r
54 #define TTB_SECT_AP(x)             ((x) << 10)\r
55 #define TTB_SECT_APX(x)            ((x) << 15)\r
56 #define TTB_SECT_AP_PRIV_ONLY      (TTB_SECT_APX(0) | TTB_SECT_AP(1))\r
57 #define TTB_SECT_AP_NO_USER_WRITE  (TTB_SECT_APX(0) | TTB_SECT_AP(2))\r
58 #define TTB_SECT_AP_FULL_ACCESS    (TTB_SECT_APX(0) | TTB_SECT_AP(3))\r
59 #define TTB_SECT_AP_PRIV_READ_ONLY (TTB_SECT_APX(1) | TTB_SECT_AP(1))\r
60 #define TTB_SECT_AP_READ_ONLY      (TTB_SECT_APX(1) | TTB_SECT_AP(2))\r
61 \r
62 #define TTB_SECT_TEX(x)            ((x) << 12)\r
63 #define TTB_SECT_STRONGLY_ORDERED  (TTB_SECT_TEX(0) | TTB_SECT_NON_CACHEABLE | TTB_SECT_WRITE_THROUGH)\r
64 #define TTB_SECT_SHAREABLE_DEVICE  (TTB_SECT_TEX(0) | TTB_SECT_NON_CACHEABLE | TTB_SECT_WRITE_BACK)\r
65 #define TTB_SECT_CACHEABLE_WT  (TTB_SECT_TEX(0) | TTB_SECT_CACHEABLE | TTB_SECT_WRITE_THROUGH)\r
66 #define TTB_SECT_CACHEABLE_WB  (TTB_SECT_TEX(0) | TTB_SECT_CACHEABLE | TTB_SECT_WRITE_BACK)\r
67 \r
68 #define TTB_SECT_ADDR(x)           ((x) & 0xFFF00000)\r
69 \r
70 /*----------------------------------------------------------------------------\r
71  *        Exported functions\r
72  *----------------------------------------------------------------------------*/\r
73 \r
74 /**\r
75  * \brief initializes the MMU\r
76  */\r
77 extern void mmu_initialize(void);\r
78 \r
79 #endif  /* #ifndef _MMU_ */\r