4 * Copyright (c) 2012 Atmel Corporation. All rights reserved.
\r
10 * Redistribution and use in source and binary forms, with or without
\r
11 * modification, are permitted provided that the following conditions are met:
\r
13 * 1. Redistributions of source code must retain the above copyright notice,
\r
14 * this list of conditions and the following disclaimer.
\r
16 * 2. Redistributions in binary form must reproduce the above copyright notice,
\r
17 * this list of conditions and the following disclaimer in the documentation
\r
18 * and/or other materials provided with the distribution.
\r
20 * 3. The name of Atmel may not be used to endorse or promote products derived
\r
21 * from this software without specific prior written permission.
\r
23 * 4. This software may only be redistributed and used in connection with an
\r
24 * Atmel microcontroller product.
\r
26 * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
\r
27 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
\r
28 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
\r
29 * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
\r
30 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
\r
31 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
\r
32 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
\r
33 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
\r
34 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
\r
35 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
\r
36 * POSSIBILITY OF SUCH DAMAGE.
\r
42 #ifndef _SAM3S8_USART0_INSTANCE_
\r
43 #define _SAM3S8_USART0_INSTANCE_
\r
45 /* ========== Register definition for USART0 peripheral ========== */
\r
46 #if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
\r
47 #define REG_USART0_CR (0x40024000U) /**< \brief (USART0) Control Register */
\r
48 #define REG_USART0_MR (0x40024004U) /**< \brief (USART0) Mode Register */
\r
49 #define REG_USART0_IER (0x40024008U) /**< \brief (USART0) Interrupt Enable Register */
\r
50 #define REG_USART0_IDR (0x4002400CU) /**< \brief (USART0) Interrupt Disable Register */
\r
51 #define REG_USART0_IMR (0x40024010U) /**< \brief (USART0) Interrupt Mask Register */
\r
52 #define REG_USART0_CSR (0x40024014U) /**< \brief (USART0) Channel Status Register */
\r
53 #define REG_USART0_RHR (0x40024018U) /**< \brief (USART0) Receiver Holding Register */
\r
54 #define REG_USART0_THR (0x4002401CU) /**< \brief (USART0) Transmitter Holding Register */
\r
55 #define REG_USART0_BRGR (0x40024020U) /**< \brief (USART0) Baud Rate Generator Register */
\r
56 #define REG_USART0_RTOR (0x40024024U) /**< \brief (USART0) Receiver Time-out Register */
\r
57 #define REG_USART0_TTGR (0x40024028U) /**< \brief (USART0) Transmitter Timeguard Register */
\r
58 #define REG_USART0_FIDI (0x40024040U) /**< \brief (USART0) FI DI Ratio Register */
\r
59 #define REG_USART0_NER (0x40024044U) /**< \brief (USART0) Number of Errors Register */
\r
60 #define REG_USART0_IF (0x4002404CU) /**< \brief (USART0) IrDA Filter Register */
\r
61 #define REG_USART0_MAN (0x40024050U) /**< \brief (USART0) Manchester Encoder Decoder Register */
\r
62 #define REG_USART0_WPMR (0x400240E4U) /**< \brief (USART0) Write Protect Mode Register */
\r
63 #define REG_USART0_WPSR (0x400240E8U) /**< \brief (USART0) Write Protect Status Register */
\r
64 #define REG_USART0_VERSION (0x400240FCU) /**< \brief (USART0) Version Register */
\r
65 #define REG_USART0_RPR (0x40024100U) /**< \brief (USART0) Receive Pointer Register */
\r
66 #define REG_USART0_RCR (0x40024104U) /**< \brief (USART0) Receive Counter Register */
\r
67 #define REG_USART0_TPR (0x40024108U) /**< \brief (USART0) Transmit Pointer Register */
\r
68 #define REG_USART0_TCR (0x4002410CU) /**< \brief (USART0) Transmit Counter Register */
\r
69 #define REG_USART0_RNPR (0x40024110U) /**< \brief (USART0) Receive Next Pointer Register */
\r
70 #define REG_USART0_RNCR (0x40024114U) /**< \brief (USART0) Receive Next Counter Register */
\r
71 #define REG_USART0_TNPR (0x40024118U) /**< \brief (USART0) Transmit Next Pointer Register */
\r
72 #define REG_USART0_TNCR (0x4002411CU) /**< \brief (USART0) Transmit Next Counter Register */
\r
73 #define REG_USART0_PTCR (0x40024120U) /**< \brief (USART0) Transfer Control Register */
\r
74 #define REG_USART0_PTSR (0x40024124U) /**< \brief (USART0) Transfer Status Register */
\r
76 #define REG_USART0_CR (*(WoReg*)0x40024000U) /**< \brief (USART0) Control Register */
\r
77 #define REG_USART0_MR (*(RwReg*)0x40024004U) /**< \brief (USART0) Mode Register */
\r
78 #define REG_USART0_IER (*(WoReg*)0x40024008U) /**< \brief (USART0) Interrupt Enable Register */
\r
79 #define REG_USART0_IDR (*(WoReg*)0x4002400CU) /**< \brief (USART0) Interrupt Disable Register */
\r
80 #define REG_USART0_IMR (*(RoReg*)0x40024010U) /**< \brief (USART0) Interrupt Mask Register */
\r
81 #define REG_USART0_CSR (*(RoReg*)0x40024014U) /**< \brief (USART0) Channel Status Register */
\r
82 #define REG_USART0_RHR (*(RoReg*)0x40024018U) /**< \brief (USART0) Receiver Holding Register */
\r
83 #define REG_USART0_THR (*(WoReg*)0x4002401CU) /**< \brief (USART0) Transmitter Holding Register */
\r
84 #define REG_USART0_BRGR (*(RwReg*)0x40024020U) /**< \brief (USART0) Baud Rate Generator Register */
\r
85 #define REG_USART0_RTOR (*(RwReg*)0x40024024U) /**< \brief (USART0) Receiver Time-out Register */
\r
86 #define REG_USART0_TTGR (*(RwReg*)0x40024028U) /**< \brief (USART0) Transmitter Timeguard Register */
\r
87 #define REG_USART0_FIDI (*(RwReg*)0x40024040U) /**< \brief (USART0) FI DI Ratio Register */
\r
88 #define REG_USART0_NER (*(RoReg*)0x40024044U) /**< \brief (USART0) Number of Errors Register */
\r
89 #define REG_USART0_IF (*(RwReg*)0x4002404CU) /**< \brief (USART0) IrDA Filter Register */
\r
90 #define REG_USART0_MAN (*(RwReg*)0x40024050U) /**< \brief (USART0) Manchester Encoder Decoder Register */
\r
91 #define REG_USART0_WPMR (*(RwReg*)0x400240E4U) /**< \brief (USART0) Write Protect Mode Register */
\r
92 #define REG_USART0_WPSR (*(RoReg*)0x400240E8U) /**< \brief (USART0) Write Protect Status Register */
\r
93 #define REG_USART0_VERSION (*(RoReg*)0x400240FCU) /**< \brief (USART0) Version Register */
\r
94 #define REG_USART0_RPR (*(RwReg*)0x40024100U) /**< \brief (USART0) Receive Pointer Register */
\r
95 #define REG_USART0_RCR (*(RwReg*)0x40024104U) /**< \brief (USART0) Receive Counter Register */
\r
96 #define REG_USART0_TPR (*(RwReg*)0x40024108U) /**< \brief (USART0) Transmit Pointer Register */
\r
97 #define REG_USART0_TCR (*(RwReg*)0x4002410CU) /**< \brief (USART0) Transmit Counter Register */
\r
98 #define REG_USART0_RNPR (*(RwReg*)0x40024110U) /**< \brief (USART0) Receive Next Pointer Register */
\r
99 #define REG_USART0_RNCR (*(RwReg*)0x40024114U) /**< \brief (USART0) Receive Next Counter Register */
\r
100 #define REG_USART0_TNPR (*(RwReg*)0x40024118U) /**< \brief (USART0) Transmit Next Pointer Register */
\r
101 #define REG_USART0_TNCR (*(RwReg*)0x4002411CU) /**< \brief (USART0) Transmit Next Counter Register */
\r
102 #define REG_USART0_PTCR (*(WoReg*)0x40024120U) /**< \brief (USART0) Transfer Control Register */
\r
103 #define REG_USART0_PTSR (*(RoReg*)0x40024124U) /**< \brief (USART0) Transfer Status Register */
\r
104 #endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
\r
106 #endif /* _SAM3S8_USART0_INSTANCE_ */
\r