2 FreeRTOS V7.2.0 - Copyright (C) 2012 Real Time Engineers Ltd.
\r
5 ***************************************************************************
\r
7 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
8 * Complete, revised, and edited pdf reference manuals are also *
\r
11 * Purchasing FreeRTOS documentation will not only help you, by *
\r
12 * ensuring you get running as quickly as possible and with an *
\r
13 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
14 * the FreeRTOS project to continue with its mission of providing *
\r
15 * professional grade, cross platform, de facto standard solutions *
\r
16 * for microcontrollers - completely free of charge! *
\r
18 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
20 * Thank you for using FreeRTOS, and thank you for your support! *
\r
22 ***************************************************************************
\r
25 This file is part of the FreeRTOS distribution.
\r
27 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
28 the terms of the GNU General Public License (version 2) as published by the
\r
29 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
30 >>>NOTE<<< The modification to the GPL is included to allow you to
\r
31 distribute a combined work that includes FreeRTOS without being obliged to
\r
32 provide the source code for proprietary components outside of the FreeRTOS
\r
33 kernel. FreeRTOS is distributed in the hope that it will be useful, but
\r
34 WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
35 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
36 more details. You should have received a copy of the GNU General Public
\r
37 License and the FreeRTOS license exception along with FreeRTOS; if not it
\r
38 can be viewed here: http://www.freertos.org/a00114.html and also obtained
\r
39 by writing to Richard Barry, contact details for whom are available on the
\r
44 ***************************************************************************
\r
46 * Having a problem? Start by reading the FAQ "My application does *
\r
47 * not run, what could be wrong? *
\r
49 * http://www.FreeRTOS.org/FAQHelp.html *
\r
51 ***************************************************************************
\r
54 http://www.FreeRTOS.org - Documentation, training, latest information,
\r
55 license and contact details.
\r
57 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
58 including FreeRTOS+Trace - an indispensable productivity tool.
\r
60 Real Time Engineers ltd license FreeRTOS to High Integrity Systems, who sell
\r
61 the code with commercial support, indemnification, and middleware, under
\r
62 the OpenRTOS brand: http://www.OpenRTOS.com. High Integrity Systems also
\r
63 provide a safety engineered and independently SIL3 certified version under
\r
64 the SafeRTOS brand: http://www.SafeRTOS.com.
\r
68 BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER FOR UART0.
\r
70 ***Note*** This example uses queues to send each character into an interrupt
\r
71 service routine and out of an interrupt service routine individually. This
\r
72 is done to demonstrate queues being used in an interrupt, and to deliberately
\r
73 load the system to test the FreeRTOS port. It is *NOT* meant to be an
\r
74 example of an efficient implementation. An efficient implementation should
\r
75 use FIFOs or DMA if available, and only use FreeRTOS API functions when
\r
76 enough has been received to warrant a task being unblocked to process the
\r
80 /* Scheduler includes. */
\r
81 #include "FreeRTOS.h"
\r
84 #include "comtest2.h"
\r
86 /* Library includes. */
\r
87 #include "mb9bf506n.h"
\r
88 #include "system_mb9bf50x.h"
\r
90 /* Demo application includes. */
\r
92 /*-----------------------------------------------------------*/
\r
94 /* Register bit definitions. */
\r
95 #define serRX_INT_ENABLE 0x10
\r
96 #define serTX_INT_ENABLE 0x08
\r
97 #define serRX_ENABLE 0x02
\r
98 #define serTX_ENABLE 0x01
\r
99 #define serORE_ERROR_BIT 0x08
\r
100 #define serFRE_ERROR_BIT 0x10
\r
101 #define serPE_ERROR_BIT 0x20
\r
102 #define serRX_INT 0x04
\r
103 #define serTX_INT 0x02
\r
105 /* Misc defines. */
\r
106 #define serINVALID_QUEUE ( ( xQueueHandle ) 0 )
\r
107 #define serNO_BLOCK ( ( portTickType ) 0 )
\r
109 /*-----------------------------------------------------------*/
\r
111 /* The queue used to hold received characters. */
\r
112 static xQueueHandle xRxedChars;
\r
113 static xQueueHandle xCharsForTx;
\r
115 /*-----------------------------------------------------------*/
\r
118 * See the serial2.h header file.
\r
120 xComPortHandle xSerialPortInitMinimal( unsigned long ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
122 /* Create the queues used to hold Rx/Tx characters. */
\r
123 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
\r
124 xCharsForTx = xQueueCreate( uxQueueLength + 1, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
\r
126 /* If the queues were created correctly then setup the serial port
\r
128 if( ( xRxedChars != serINVALID_QUEUE ) && ( xCharsForTx != serINVALID_QUEUE ) )
\r
130 /* Ensure interrupts don't fire during the init process. Interrupts
\r
131 will be enabled automatically when the first task start running. */
\r
132 portDISABLE_INTERRUPTS();
\r
134 /* Configure P21 and P22 for use by the UART. */
\r
135 FM3_GPIO->PFR2 |= ( 1 << 0x01 ) | ( 1 << 0x02 );
\r
137 /* SIN0_0 and SOT0_0. */
\r
138 FM3_GPIO->EPFR07 |= ( 1 << 6 );
\r
141 FM3_MFS0_UART->SCR = 0x80;
\r
143 /* Enable output in mode 0. */
\r
144 FM3_MFS0_UART->SMR = 0x01;
\r
146 /* Clear all errors that may already be present. */
\r
147 FM3_MFS0_UART->SSR = 0x00;
\r
148 FM3_MFS0_UART->ESCR = 0x00;
\r
150 FM3_MFS0_UART->BGR = ( configCPU_CLOCK_HZ / 2UL ) / ( ulWantedBaud - 1UL );
\r
152 /* Enable Rx, Tx, and the Rx interrupt. */
\r
153 FM3_MFS0_UART->SCR |= ( serRX_ENABLE | serTX_ENABLE | serRX_INT_ENABLE );
\r
155 /* Configure the NVIC for UART interrupts. */
\r
156 NVIC_ClearPendingIRQ( MFS0RX_IRQn );
\r
157 NVIC_EnableIRQ( MFS0RX_IRQn );
\r
159 /* The priority *MUST* be at or below
\r
160 configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY as FreeRTOS API functions
\r
161 are called in the interrupt handler. */
\r
162 NVIC_SetPriority( MFS0RX_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
\r
164 /* Do the same for the Tx interrupts. */
\r
165 NVIC_ClearPendingIRQ( MFS0TX_IRQn );
\r
166 NVIC_EnableIRQ( MFS0TX_IRQn );
\r
168 /* The priority *MUST* be at or below
\r
169 configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY as FreeRTOS API functions
\r
170 are called in the interrupt handler. */
\r
171 NVIC_SetPriority( MFS0TX_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
\r
174 /* This demo file only supports a single port but we have to return
\r
175 something to comply with the standard demo header file. */
\r
176 return ( xComPortHandle ) 0;
\r
178 /*-----------------------------------------------------------*/
\r
180 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed char *pcRxedChar, portTickType xBlockTime )
\r
182 /* The port handle is not required as this driver only supports one port. */
\r
185 /* Get the next character from the buffer. Return false if no characters
\r
186 are available, or arrive before xBlockTime expires. */
\r
187 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
196 /*-----------------------------------------------------------*/
\r
198 void vSerialPutString( xComPortHandle pxPort, const signed char * const pcString, unsigned short usStringLength )
\r
200 signed char *pxNext;
\r
202 /* A couple of parameters that this port does not use. */
\r
203 ( void ) usStringLength;
\r
206 /* NOTE: This implementation does not handle the queue being full as no
\r
207 block time is used! */
\r
209 /* The port handle is not required as this driver only supports one UART. */
\r
212 /* Send each character in the string, one at a time. */
\r
213 pxNext = ( signed char * ) pcString;
\r
216 xSerialPutChar( pxPort, *pxNext, serNO_BLOCK );
\r
220 /*-----------------------------------------------------------*/
\r
222 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed char cOutChar, portTickType xBlockTime )
\r
224 signed portBASE_TYPE xReturn;
\r
226 if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) == pdPASS )
\r
230 /* Enable the UART Tx interrupt. */
\r
231 FM3_MFS0_UART->SCR |= serTX_INT_ENABLE;
\r
240 /*-----------------------------------------------------------*/
\r
242 void vSerialClose( xComPortHandle xPort )
\r
244 /* Not supported as not required by the demo application. */
\r
246 /*-----------------------------------------------------------*/
\r
248 void MFS0RX_IRQHandler( void )
\r
250 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
\r
253 if( ( FM3_MFS0_UART->SSR & ( serORE_ERROR_BIT | serFRE_ERROR_BIT | serPE_ERROR_BIT ) ) != 0 )
\r
255 /* A PE, ORE or FRE error occurred. Clear it. */
\r
256 FM3_MFS0_UART->SSR |= ( 1 << 7 );
\r
257 cChar = FM3_MFS0_UART->RDR;
\r
259 else if( FM3_MFS0_UART->SSR & serRX_INT )
\r
261 /* A character has been received on the USART, send it to the Rx
\r
263 cChar = FM3_MFS0_UART->RDR;
\r
264 xQueueSendFromISR( xRxedChars, &cChar, &xHigherPriorityTaskWoken );
\r
267 /* If sending or receiving from a queue has caused a task to unblock, and
\r
268 the unblocked task has a priority equal to or higher than the currently
\r
269 running task (the task this ISR interrupted), then xHigherPriorityTaskWoken
\r
270 will have automatically been set to pdTRUE within the queue send or receive
\r
271 function. portEND_SWITCHING_ISR() will then ensure that this ISR returns
\r
272 directly to the higher priority unblocked task. */
\r
273 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
\r
275 /*-----------------------------------------------------------*/
\r
277 void MFS0TX_IRQHandler( void )
\r
279 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
\r
282 if( FM3_MFS0_UART->SSR & serTX_INT )
\r
284 /* The interrupt was caused by the TX register becoming empty. Are
\r
285 there any more characters to transmit? */
\r
286 if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xHigherPriorityTaskWoken ) == pdTRUE )
\r
288 /* A character was retrieved from the queue so can be sent to the
\r
290 FM3_MFS0_UART->TDR = cChar;
\r
294 /* Disable the Tx interrupt. */
\r
295 FM3_MFS0_UART->SCR &= ~serTX_INT_ENABLE;
\r
299 /* If sending or receiving from a queue has caused a task to unblock, and
\r
300 the unblocked task has a priority equal to or higher than the currently
\r
301 running task (the task this ISR interrupted), then xHigherPriorityTaskWoken
\r
302 will have automatically been set to pdTRUE within the queue send or receive
\r
303 function. portEND_SWITCHING_ISR() will then ensure that this ISR returns
\r
304 directly to the higher priority unblocked task. */
\r
305 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
\r