2 FreeRTOS V8.0.1 - Copyright (C) 2014 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS provides completely free yet professionally developed, *
\r
10 * robust, strictly quality controlled, supported, and cross *
\r
11 * platform software that has become a de facto standard. *
\r
13 * Help yourself get started quickly and support the FreeRTOS *
\r
14 * project by purchasing a FreeRTOS tutorial book, reference *
\r
15 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
19 ***************************************************************************
\r
21 This file is part of the FreeRTOS distribution.
\r
23 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
24 the terms of the GNU General Public License (version 2) as published by the
\r
25 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
27 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
28 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
29 >>! obliged to provide the source code for proprietary components !<<
\r
30 >>! outside of the FreeRTOS kernel. !<<
\r
32 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
33 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
34 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
35 link: http://www.freertos.org/a00114.html
\r
39 ***************************************************************************
\r
41 * Having a problem? Start by reading the FAQ "My application does *
\r
42 * not run, what could be wrong?" *
\r
44 * http://www.FreeRTOS.org/FAQHelp.html *
\r
46 ***************************************************************************
\r
48 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
49 license and Real Time Engineers Ltd. contact details.
\r
51 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
52 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
53 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
55 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
56 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
57 licenses offer ticketed support, indemnification and middleware.
\r
59 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
60 engineered and independently SIL3 certified version for use in safety and
\r
61 mission critical applications that require provable dependability.
\r
67 * This file contains the non-portable and therefore RX64M specific parts of
\r
68 * the IntQueue standard demo task - namely the configuration of the timers
\r
69 * that generate the interrupts and the interrupt entry points.
\r
72 /* Scheduler includes. */
\r
73 #include "FreeRTOS.h"
\r
76 /* Demo includes. */
\r
77 #include "IntQueueTimer.h"
\r
78 #include "IntQueue.h"
\r
80 #define IPR_PERIB_INTB128 128
\r
81 #define IPR_PERIB_INTB129 129
\r
82 #define IER_PERIB_INTB128 0x10
\r
83 #define IER_PERIB_INTB129 0x10
\r
84 #define IEN_PERIB_INTB128 IEN0
\r
85 #define IEN_PERIB_INTB129 IEN1
\r
86 #define IR_PERIB_INTB128 128
\r
87 #define IR_PERIB_INTB129 129
\r
89 void vIntQTimerISR0( void ) __attribute__ ((interrupt));
\r
90 void vIntQTimerISR1( void ) __attribute__ ((interrupt));
\r
92 #define tmrTIMER_0_1_FREQUENCY ( 2000UL )
\r
93 #define tmrTIMER_2_3_FREQUENCY ( 2001UL )
\r
95 void vInitialiseTimerForIntQueueTest( void )
\r
97 /* Ensure interrupts do not start until full configuration is complete. */
\r
98 portENTER_CRITICAL();
\r
100 /* Give write access. */
\r
101 SYSTEM.PRCR.WORD = 0xa502;
\r
103 /* Cascade two 8bit timer channels to generate the interrupts.
\r
104 8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are
\r
105 utilised for this test. */
\r
107 /* Enable the timers. */
\r
108 SYSTEM.MSTPCRA.BIT.MSTPA5 = 0;
\r
109 SYSTEM.MSTPCRA.BIT.MSTPA4 = 0;
\r
111 /* Enable compare match A interrupt request. */
\r
112 TMR0.TCR.BIT.CMIEA = 1;
\r
113 TMR2.TCR.BIT.CMIEA = 1;
\r
115 /* Clear the timer on compare match A. */
\r
116 TMR0.TCR.BIT.CCLR = 1;
\r
117 TMR2.TCR.BIT.CCLR = 1;
\r
119 /* Set the compare match value. */
\r
120 TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
\r
121 TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
\r
123 /* 16 bit operation ( count from timer 1,2 ). */
\r
124 TMR0.TCCR.BIT.CSS = 3;
\r
125 TMR2.TCCR.BIT.CSS = 3;
\r
127 /* Use PCLK as the input. */
\r
128 TMR1.TCCR.BIT.CSS = 1;
\r
129 TMR3.TCCR.BIT.CSS = 1;
\r
131 /* Divide PCLK by 8. */
\r
132 TMR1.TCCR.BIT.CKS = 2;
\r
133 TMR3.TCCR.BIT.CKS = 2;
\r
135 /* Enable TMR 0, 2 interrupts. */
\r
136 TMR0.TCR.BIT.CMIEA = 1;
\r
137 TMR2.TCR.BIT.CMIEA = 1;
\r
139 /* Map TMR0 CMIA0 interrupt to vector slot B number 128 and set
\r
140 priority above the kernel's priority, but below the max syscall
\r
142 ICU.SLIBXR128.BYTE = 3; /* Three is TMR0 compare match A. */
\r
143 IPR( PERIB, INTB128 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1;
\r
144 IEN( PERIB, INTB128 ) = 1;
\r
146 /* Ensure that the flag is set to 0, otherwise the interrupt will not be
\r
148 IR( PERIB, INTB128 ) = 0;
\r
150 /* Do the same for TMR2, but to vector 129. */
\r
151 ICU.SLIBXR129.BYTE = 9; /* Nine is TMR2 compare match A. */
\r
152 IPR( PERIB, INTB129 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 2;
\r
153 IEN( PERIB, INTB129 ) = 1;
\r
154 IR( PERIB, INTB129 ) = 0;
\r
156 portEXIT_CRITICAL();
\r
158 /*-----------------------------------------------------------*/
\r
160 /* On vector 128. */
\r
161 void vIntQTimerISR0( void )
\r
163 /* Enable interrupts to allow interrupt nesting. */
\r
164 __asm volatile( "setpsw i" );
\r
166 portYIELD_FROM_ISR( xFirstTimerHandler() );
\r
168 /*-----------------------------------------------------------*/
\r
170 /* On vector 129. */
\r
171 void vIntQTimerISR1( void )
\r
173 /* Enable interrupts to allow interrupt nesting. */
\r
174 __asm volatile( "setpsw i" );
\r
176 portYIELD_FROM_ISR( xSecondTimerHandler() );
\r