2 * FreeRTOS Kernel V10.2.0
\r
3 * Copyright (C) 2019 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software.
\r
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
17 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
18 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
19 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
20 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
22 * http://www.FreeRTOS.org
\r
23 * http://aws.amazon.com/freertos
\r
25 * 1 tab == 4 spaces!
\r
28 SECTION .text:CODE:NOROOT(2)
\r
31 PUBLIC SecureContext_LoadContextAsm
\r
32 PUBLIC SecureContext_SaveContextAsm
\r
33 /*-----------------------------------------------------------*/
\r
35 SecureContext_LoadContextAsm:
\r
36 /* xSecureContextHandle value is in r0. */
\r
37 mrs r1, ipsr /* r1 = IPSR. */
\r
38 cbz r1, load_ctx_therad_mode /* Do nothing if the processor is running in the Thread Mode. */
\r
39 ldmia r0!, {r1, r2} /* r1 = xSecureContextHandle->pucCurrentStackPointer, r2 = xSecureContextHandle->pucStackLimit. */
\r
40 #if ( configENABLE_MPU == 1 )
\r
41 ldmia r1!, {r3} /* Read CONTROL register value from task's stack. r3 = CONTROL. */
\r
42 msr control, r3 /* CONTROL = r3. */
\r
43 #endif /* configENABLE_MPU */
\r
44 msr psplim, r2 /* PSPLIM = r2. */
\r
45 msr psp, r1 /* PSP = r1. */
\r
47 load_ctx_therad_mode:
\r
49 /*-----------------------------------------------------------*/
\r
51 SecureContext_SaveContextAsm:
\r
52 /* xSecureContextHandle value is in r0. */
\r
53 mrs r1, ipsr /* r1 = IPSR. */
\r
54 cbz r1, save_ctx_therad_mode /* Do nothing if the processor is running in the Thread Mode. */
\r
55 mrs r1, psp /* r1 = PSP. */
\r
56 #if ( configENABLE_FPU == 1 )
\r
57 vstmdb r1!, {s0} /* Trigger the defferred stacking of FPU registers. */
\r
58 vldmia r1!, {s0} /* Nullify the effect of the pervious statement. */
\r
59 #endif /* configENABLE_FPU */
\r
60 #if ( configENABLE_MPU == 1 )
\r
61 mrs r2, control /* r2 = CONTROL. */
\r
62 stmdb r1!, {r2} /* Store CONTROL value on the stack. */
\r
63 #endif /* configENABLE_MPU */
\r
64 str r1, [r0] /* Save the top of stack in context. xSecureContextHandle->pucCurrentStackPointer = r1. */
\r
65 movs r1, #0 /* r1 = securecontextNO_STACK. */
\r
66 msr psplim, r1 /* PSPLIM = securecontextNO_STACK. */
\r
67 msr psp, r1 /* PSP = securecontextNO_STACK i.e. No stack for thread mode until next task's context is loaded. */
\r
69 save_ctx_therad_mode:
\r
71 /*-----------------------------------------------------------*/
\r