6 select SYS_FSL_ERRATUM_A010315
13 select SYS_FSL_DDR_VER_50
14 select SYS_FSL_ERRATUM_A008850
15 select SYS_FSL_ERRATUM_A009660
16 select SYS_FSL_ERRATUM_A009663
17 select SYS_FSL_ERRATUM_A009929
18 select SYS_FSL_ERRATUM_A009942
19 select SYS_FSL_ERRATUM_A010315
20 select SYS_FSL_ERRATUM_A010539
21 select SYS_FSL_HAS_DDR3
22 select SYS_FSL_HAS_DDR4
29 select SYS_FSL_DDR_VER_50
30 select SYS_FSL_ERRATUM_A008511
31 select SYS_FSL_ERRATUM_A009801
32 select SYS_FSL_ERRATUM_A009803
33 select SYS_FSL_ERRATUM_A009942
34 select SYS_FSL_ERRATUM_A010165
35 select SYS_FSL_ERRATUM_A010539
36 select SYS_FSL_HAS_DDR4
44 select SYS_FSL_DDR_VER_50
45 select SYS_FSL_HAS_DP_DDR
46 select SYS_FSL_HAS_SEC
47 select SYS_FSL_HAS_DDR4
48 select SYS_FSL_SEC_COMPAT_5
51 select SYS_FSL_ERRATUM_A008336
52 select SYS_FSL_ERRATUM_A008511
53 select SYS_FSL_ERRATUM_A008514
54 select SYS_FSL_ERRATUM_A008585
55 select SYS_FSL_ERRATUM_A009635
56 select SYS_FSL_ERRATUM_A009663
57 select SYS_FSL_ERRATUM_A009801
58 select SYS_FSL_ERRATUM_A009803
59 select SYS_FSL_ERRATUM_A009942
60 select SYS_FSL_ERRATUM_A010165
64 select SYS_FSL_HAS_SEC
65 select SYS_FSL_SEC_COMPAT_5
75 menu "Layerscape architecture"
76 depends on FSL_LSCH2 || FSL_LSCH3
80 bool "FSL Layerscape PPA firmware support"
81 depends on !ARMV8_PSCI
82 depends on ARCH_LS1043A || ARCH_LS1046A
83 select FSL_PPA_ARMV8_PSCI
85 The FSL Primary Protected Application (PPA) is a software component
86 which is loaded during boot stage, and then remains resident in RAM
87 and runs in the TrustZone after boot.
90 config FSL_PPA_ARMV8_PSCI
91 bool "PSCI implementation in PPA firmware"
94 This config enables the ARMv8 PSCI implementation in PPA firmware.
95 This is a private PSCI implementation and different from those
96 implemented under the common ARMv8 PSCI framework.
99 config SYS_FSL_ERRATUM_A010315
100 bool "Workaround for PCIe erratum A010315"
102 config SYS_FSL_ERRATUM_A010539
103 bool "Workaround for PIN MUX erratum A010539"
106 int "Maximum number of CPUs permitted for Layerscape"
107 default 4 if ARCH_LS1043A
108 default 4 if ARCH_LS1046A
109 default 16 if ARCH_LS2080A
112 Set this number to the maximum number of possible CPUs in the SoC.
113 SoCs may have multiple clusters with each cluster may have multiple
114 ports. If some ports are reserved but higher ports are used for
115 cores, count the reserved ports. This will allocate enough memory
116 in spin table to properly handle all cores.
121 Enable Freescale Secure Boot feature
124 bool "Init the QSPI AHB bus"
126 The default setting for QSPI AHB bus just support 3bytes addressing.
127 But some QSPI flash size up to 64MBytes, so initialize the QSPI AHB
128 bus for those flashes to support the full QSPI flash size.
130 config SYS_FSL_IFC_BANK_COUNT
131 int "Maximum banks of Integrated flash controller"
132 depends on ARCH_LS1043A || ARCH_LS1046A || ARCH_LS2080A
133 default 4 if ARCH_LS1043A
134 default 4 if ARCH_LS1046A
135 default 8 if ARCH_LS2080A
137 config SYS_FSL_HAS_DP_DDR
140 config SYS_FSL_SRDS_1
143 config SYS_FSL_SRDS_2
146 config SYS_HAS_SERDES
151 config SYS_FSL_ERRATUM_A008336
154 config SYS_FSL_ERRATUM_A008514
157 config SYS_FSL_ERRATUM_A008585
160 config SYS_FSL_ERRATUM_A008850
163 config SYS_FSL_ERRATUM_A009635
166 config SYS_FSL_ERRATUM_A009660
169 config SYS_FSL_ERRATUM_A009929