2 * Startup Code for S3C44B0 CPU-core
7 * http://www.dave-tech.it
8 * http://www.wawnet.biz
9 * mailto:info@wawnet.biz
11 * See file CREDITS for list of people who contributed to this
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
30 #include <asm-offsets.h>
41 add pc, pc, #0x0c000000
42 add pc, pc, #0x0c000000
43 add pc, pc, #0x0c000000
44 add pc, pc, #0x0c000000
45 add pc, pc, #0x0c000000
46 add pc, pc, #0x0c000000
47 add pc, pc, #0x0c000000
49 .balignl 16,0xdeadbeef
53 *************************************************************************
55 * Startup Code (reset vector)
57 * do important init only if we don't start from memory!
58 * relocate u-boot to ram
60 * jump to second stage
62 *************************************************************************
67 .word CONFIG_SYS_TEXT_BASE
70 * These are defined in the board-specific linker script.
71 * Subtracting _start from them lets the linker put their
72 * relative position in the executable instead of leaving
77 .word __bss_start - _start
81 .word __bss_end__ - _start
88 /* IRQ stack memory (calculated at run-time) */
89 .globl IRQ_STACK_START
93 /* IRQ stack memory (calculated at run-time) */
94 .globl FIQ_STACK_START
99 /* IRQ stack memory (calculated at run-time) + 8 bytes */
100 .globl IRQ_STACK_START_IN
105 * the actual reset code
110 * set the cpu to SVC32 mode
118 * we do sys-critical inits only at reboot,
119 * not when booting from ram!
121 #ifndef CONFIG_SKIP_LOWLEVEL_INIT
124 * before relocating, we have to setup RAM timing
125 * because memory timing is board-dependend, you will
126 * find a lowlevel_init.S in your board directory.
133 /*------------------------------------------------------------------------------*/
136 * void relocate_code (addr_sp, gd, addr_moni)
138 * This "function" does not return, instead it continues in RAM
139 * after relocating the monitor code.
144 mov r4, r0 /* save addr_sp */
145 mov r5, r1 /* save addr of gd */
146 mov r6, r2 /* save addr of destination */
150 moveq r9, #0 /* no relocation. relocation offset(r9) = 0 */
151 beq relocate_done /* skip relocation */
152 mov r1, r6 /* r1 <- scratch for copy_loop */
153 ldr r3, _bss_start_ofs
154 add r2, r0, r3 /* r2 <- source end address */
157 ldmia r0!, {r9-r10} /* copy from source address [r0] */
158 stmia r1!, {r9-r10} /* copy to target address [r1] */
159 cmp r0, r2 /* until source end address [r2] */
162 #ifndef CONFIG_SPL_BUILD
164 * fix .rel.dyn relocations
166 ldr r0, _TEXT_BASE /* r0 <- Text base */
167 sub r9, r6, r0 /* r9 <- relocation offset */
168 ldr r10, _dynsym_start_ofs /* r10 <- sym table ofs */
169 add r10, r10, r0 /* r10 <- sym table in FLASH */
170 ldr r2, _rel_dyn_start_ofs /* r2 <- rel dyn start ofs */
171 add r2, r2, r0 /* r2 <- rel dyn start in FLASH */
172 ldr r3, _rel_dyn_end_ofs /* r3 <- rel dyn end ofs */
173 add r3, r3, r0 /* r3 <- rel dyn end in FLASH */
175 ldr r0, [r2] /* r0 <- location to fix up, IN FLASH! */
176 add r0, r0, r9 /* r0 <- location to fix up in RAM */
179 cmp r7, #23 /* relative fixup? */
181 cmp r7, #2 /* absolute fixup? */
183 /* ignore unknown type of fixup */
186 /* absolute fix: set location to (offset) symbol value */
187 mov r1, r1, LSR #4 /* r1 <- symbol index in .dynsym */
188 add r1, r10, r1 /* r1 <- address of symbol in table */
189 ldr r1, [r1, #4] /* r1 <- symbol value */
190 add r1, r1, r9 /* r1 <- relocated sym addr */
193 /* relative fix: increase location by offset */
198 add r2, r2, #8 /* each rel.dyn entry is 8 bytes */
208 .word __rel_dyn_start - _start
210 .word __rel_dyn_end - _start
212 .word __dynsym_start - _start
214 .globl c_runtime_cpu_setup
220 *************************************************************************
222 * CPU_init_critical registers
224 * setup important registers
225 * setup memory timing
227 *************************************************************************
230 #define INTCON (0x01c00000+0x200000)
231 #define INTMSK (0x01c00000+0x20000c)
232 #define LOCKTIME (0x01c00000+0x18000c)
233 #define PLLCON (0x01c00000+0x180000)
234 #define CLKCON (0x01c00000+0x180004)
235 #define WTCON (0x01c00000+0x130000)
237 /* disable watch dog */
243 * mask all IRQs by clearing all bits in the INTMRs
253 /* Set Clock Control Register */
260 #if CONFIG_S3C44B0_CLOCK_SPEED==66
261 ldr r0, =0x34031 /* 66MHz (Quartz=11MHz) */
262 #elif CONFIG_S3C44B0_CLOCK_SPEED==75
263 ldr r0, =0x610c1 /*B2: Xtal=20mhz Fclk=75MHz */
265 # error CONFIG_S3C44B0_CLOCK_SPEED undefined
277 /*************************************************/
278 /* interrupt vectors */
279 /*************************************************/
282 b undefined_instruction
290 /*************************************************/
292 undefined_instruction:
309 /* we *should* never reach this */