]> git.sur5r.net Git - u-boot/blob - arch/arm/dts/dragonboard820c.dts
arm: dts: socfpga: stratix10: Fix memory node
[u-boot] / arch / arm / dts / dragonboard820c.dts
1 // SPDX-License-Identifier: GPL-2.0+
2 /*
3  * Qualcomm APQ8096 based Dragonboard 820C board device tree source
4  *
5  * (C) Copyright 2017 Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@linaro.org>
6  */
7
8 /dts-v1/;
9
10 #include "skeleton64.dtsi"
11
12 / {
13         model = "Qualcomm Technologies, Inc. DB820c";
14         compatible = "arrow,apq8096-db820c", "qcom,apq8096-sbc";
15         #address-cells = <2>;
16         #size-cells = <2>;
17
18         aliases {
19                 serial0 = &blsp2_uart1;
20         };
21
22         chosen {
23                 stdout-path = "serial0:115200n8";
24         };
25
26         memory {
27                 device_type = "memory";
28                 reg = <0 0x80000000 0 0xc0000000>;
29         };
30
31         psci {
32                 compatible = "arm,psci-1.0";
33                 method = "smc";
34         };
35
36         soc: soc {
37                 #address-cells = <1>;
38                 #size-cells = <1>;
39                 ranges = <0 0 0 0xffffffff>;
40                 compatible = "simple-bus";
41
42                 gcc: clock-controller@300000 {
43                         compatible = "qcom,gcc-msm8996";
44                         #clock-cells = <1>;
45                         #reset-cells = <1>;
46                         #power-domain-cells = <1>;
47                         reg = <0x300000 0x90000>;
48                 };
49
50                 blsp2_uart1: serial@75b0000 {
51                         compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
52                         reg = <0x75b0000 0x1000>;
53                         clock = <&gcc 4>;
54                 };
55
56                 sdhc2: sdhci@74a4900 {
57                          compatible = "qcom,sdhci-msm-v4";
58                          reg = <0x74a4900 0x314>, <0x74a4000 0x800>;
59                          index = <0x0>;
60                          bus-width = <4>;
61                          clock = <&gcc 0>;
62                         clock-frequency = <200000000>;
63                  };
64
65                 spmi@400f000 {
66                         compatible = "qcom,spmi-pmic-arb";
67                         reg = <0x400f800 0x200>,
68                               <0x4400000 0x400000>,
69                               <0x4c00000 0x400000>;
70                         #address-cells = <0x1>;
71                         #size-cells = <0x1>;
72
73                         pmic0: pm8994@0 {
74                                 compatible = "qcom,spmi-pmic";
75                                 reg = <0x0 0x1>;
76                                 #address-cells = <0x1>;
77                                 #size-cells = <0x1>;
78
79                                 pm8994_pon: pm8994_pon@800 {
80                                         compatible = "qcom,pm8994-pwrkey";
81                                         reg = <0x800 0x96>;
82                                         #gpio-cells = <2>;
83                                         gpio-controller;
84                                         gpio-bank-name="pm8994_key.";
85                                 };
86
87                                 pm8994_gpios: pm8994_gpios@c000 {
88                                         compatible = "qcom,pm8994-gpio";
89                                         reg = <0xc000 0x400>;
90                                         gpio-controller;
91                                         gpio-count = <24>;
92                                         #gpio-cells = <2>;
93                                         gpio-bank-name="pm8994.";
94                                 };
95                         };
96
97                         pmic1: pm8994@1 {
98                                 compatible = "qcom,spmi-pmic";
99                                 reg = <0x1 0x1>;
100                                 #address-cells = <0x1>;
101                                 #size-cells = <0x1>;
102                         };
103                 };
104         };
105
106 };
107
108 #include "dragonboard820c-uboot.dtsi"