]> git.sur5r.net Git - u-boot/blob - arch/arm/dts/ls1021a-twr.dts
dm: ls1021a: dts: Update DSPI node to support DM SPI
[u-boot] / arch / arm / dts / ls1021a-twr.dts
1 /*
2  * Freescale ls1021a TWR board device tree source
3  *
4  * Copyright 2013-2015 Freescale Semiconductor, Inc.
5  *
6  * SPDX-License-Identifier:     GPL-2.0+
7  */
8
9 /dts-v1/;
10 #include "ls1021a.dtsi"
11
12 / {
13         model = "LS1021A TWR Board";
14
15         aliases {
16                 enet2_rgmii_phy = &rgmii_phy1;
17                 enet0_sgmii_phy = &sgmii_phy2;
18                 enet1_sgmii_phy = &sgmii_phy0;
19         };
20 };
21
22 &i2c0 {
23         status = "okay";
24 };
25
26 &i2c1 {
27         status = "okay";
28 };
29
30 &ifc {
31         #address-cells = <2>;
32         #size-cells = <1>;
33         /* NOR Flash on board */
34         ranges = <0x0 0x0 0x60000000 0x08000000>;
35         status = "okay";
36
37         nor@0,0 {
38                 #address-cells = <1>;
39                 #size-cells = <1>;
40                 compatible = "cfi-flash";
41                 reg = <0x0 0x0 0x8000000>;
42                 bank-width = <2>;
43                 device-width = <1>;
44         };
45 };
46
47 &lpuart0 {
48         status = "okay";
49 };
50
51 &mdio0 {
52         sgmii_phy0: ethernet-phy@0 {
53                 reg = <0x0>;
54         };
55         rgmii_phy1: ethernet-phy@1 {
56                 reg = <0x1>;
57         };
58         sgmii_phy2: ethernet-phy@2 {
59                 reg = <0x2>;
60         };
61         tbi1: tbi-phy@1f {
62                 reg = <0x1f>;
63                 device_type = "tbi-phy";
64         };
65 };
66
67 &uart0 {
68         status = "okay";
69 };
70
71 &uart1 {
72         status = "okay";
73 };