]> git.sur5r.net Git - u-boot/blob - arch/arm/dts/zynq-zed.dts
Merge git://git.denx.de/u-boot-socfpga
[u-boot] / arch / arm / dts / zynq-zed.dts
1 /*
2  * Xilinx ZED board DTS
3  *
4  *  Copyright (C) 2011 - 2015 Xilinx
5  *  Copyright (C) 2012 National Instruments Corp.
6  *
7  * SPDX-License-Identifier:     GPL-2.0+
8  */
9 /dts-v1/;
10 #include "zynq-7000.dtsi"
11
12 / {
13         model = "Zynq Zed Development Board";
14         compatible = "xlnx,zynq-zed", "xlnx,zynq-7000";
15
16         aliases {
17                 ethernet0 = &gem0;
18                 serial0 = &uart1;
19                 spi0 = &qspi;
20         };
21
22         memory {
23                 device_type = "memory";
24                 reg = <0x0 0x20000000>;
25         };
26
27         chosen {
28                 bootargs = "earlyprintk";
29                 stdout-path = "serial0:115200n8";
30         };
31
32         usb_phy0: phy0 {
33                 compatible = "usb-nop-xceiv";
34                 #phy-cells = <0>;
35         };
36 };
37
38 &clkc {
39         ps-clk-frequency = <33333333>;
40 };
41
42 &gem0 {
43         status = "okay";
44         phy-mode = "rgmii-id";
45         phy-handle = <&ethernet_phy>;
46
47         ethernet_phy: ethernet-phy@0 {
48                 reg = <0>;
49         };
50 };
51
52 &sdhci0 {
53         status = "okay";
54 };
55
56 &uart1 {
57         u-boot,dm-pre-reloc;
58         status = "okay";
59 };
60
61 &qspi {
62         status = "okay";
63 };
64
65 &usb0 {
66         status = "okay";
67         dr_mode = "host";
68         usb-phy = <&usb_phy0>;
69 };