3 * Texas Instruments, <www.ti.com>
4 * Richard Woodruff <r-woodruff2@ti.com>
6 * See file CREDITS for list of people who contributed to this
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 #ifndef _OMAP24XX_SYS_INFO_H_
26 #define _OMAP24XX_SYS_INFO_H_
28 typedef struct h4_system_data {
30 u32 base_b_rev; /* rev from base board i2c */
32 u32 cpu_b_rev; /* rev from cpu board i2c */
33 u32 cpu_b_mux; /* mux type on daughter board */
34 u32 cpu_b_ddr_type; /* mem type */
35 u32 cpu_b_ddr_speed; /* ddr speed rating */
36 u32 cpu_b_switches; /* boot ctrl switch settings */
38 u32 cpu_type; /* type of cpu; 2420, 2422, 2430,...*/
39 u32 cpu_rev; /* rev of given cpu; ES1, ES2,...*/
42 #define XDR_POP 5 /* package on package part */
43 #define SDR_DISCRETE 4 /* 128M memory SDR module*/
44 #define DDR_STACKED 3 /* stacked part on 2422 */
45 #define DDR_COMBO 2 /* combo part on cpu daughter card (menalaeus) */
46 #define DDR_DISCRETE 1 /* 2x16 parts on daughter card */
48 #define DDR_100 100 /* type found on most mem d-boards */
49 #define DDR_111 111 /* some combo parts */
50 #define DDR_133 133 /* most combo, some mem d-boards */
51 #define DDR_165 165 /* future parts */
53 #define CPU_2420 0x2420
54 #define CPU_2422 0x2422 /* 2420 + 64M stacked */
55 #define CPU_2423 0x2423 /* 2420 + 96M stacked */
57 #define CPU_2422_ES1 1
58 #define CPU_2422_ES2 2
59 #define CPU_2420_ES1 1
60 #define CPU_2420_ES2 2
61 #define CPU_2420_2422_ES1 1
63 #define CPU_2420_CHIPID 0x0B5D9000
64 #define CPU_24XX_ID_MASK 0x0FFFF000
65 #define CPU_242X_REV_MASK 0xF0000000
66 #define CPU_242X_PID_MASK 0x000F0000
68 #define BOARD_H4_MENELAUS 1
69 #define BOARD_H4_SDP 2
72 #define GPMC_NONMUXED 0
74 #define TYPE_NAND 0x800 /* bit pos for nand in gpmc reg */
75 #define TYPE_NOR 0x000
77 #define WIDTH_8BIT 0x0000
78 #define WIDTH_16BIT 0x1000 /* bit pos for 16 bit in gpmc */
80 #define I2C_MENELAUS 0x72 /* i2c id for companion chip */