2 * (C) Copyright 2010,2011
3 * NVIDIA Corporation <www.nvidia.com>
5 * SPDX-License-Identifier: GPL-2.0+
14 #include <asm/arch-tegra/ap.h>
15 #include <asm/arch-tegra/board.h>
16 #include <asm/arch-tegra/clk_rst.h>
17 #include <asm/arch-tegra/pmc.h>
18 #include <asm/arch-tegra/sys_proto.h>
19 #include <asm/arch-tegra/uart.h>
20 #include <asm/arch-tegra/warmboot.h>
21 #include <asm/arch-tegra/gpu.h>
22 #include <asm/arch-tegra/usb.h>
23 #include <asm/arch-tegra/xusb-padctl.h>
24 #include <asm/arch/clock.h>
25 #include <asm/arch/funcmux.h>
26 #include <asm/arch/pinmux.h>
27 #include <asm/arch/pmu.h>
28 #include <asm/arch/tegra.h>
29 #ifdef CONFIG_TEGRA_CLOCK_SCALING
30 #include <asm/arch/emc.h>
34 DECLARE_GLOBAL_DATA_PTR;
36 #ifdef CONFIG_SPL_BUILD
37 /* TODO(sjg@chromium.org): Remove once SPL supports device tree */
38 U_BOOT_DEVICE(tegra_gpios) = {
43 __weak void pinmux_init(void) {}
44 __weak void pin_mux_usb(void) {}
45 __weak void pin_mux_spi(void) {}
46 __weak void pin_mux_mmc(void) {}
47 __weak void gpio_early_init_uart(void) {}
48 __weak void pin_mux_display(void) {}
49 __weak void start_cpu_fan(void) {}
51 #if defined(CONFIG_TEGRA_NAND)
52 __weak void pin_mux_nand(void)
54 funcmux_select(PERIPH_ID_NDFLASH, FUNCMUX_DEFAULT);
59 * Routine: power_det_init
60 * Description: turn off power detects
62 static void power_det_init(void)
64 #if defined(CONFIG_TEGRA20)
65 struct pmc_ctlr *const pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE;
67 /* turn off power detects */
68 writel(0, &pmc->pmc_pwr_det_latch);
69 writel(0, &pmc->pmc_pwr_det);
73 __weak int tegra_board_id(void)
78 #ifdef CONFIG_DISPLAY_BOARDINFO
81 int board_id = tegra_board_id();
83 printf("Board: %s", CONFIG_TEGRA_BOARD_STRING);
85 printf(", ID: %d\n", board_id);
90 #endif /* CONFIG_DISPLAY_BOARDINFO */
92 __weak int tegra_lcd_pmic_init(int board_it)
97 __weak int nvidia_board_init(void)
103 * Routine: board_init
104 * Description: Early hardware init.
108 __maybe_unused int err;
109 __maybe_unused int board_id;
111 /* Do clocks and UART first so that printf() works */
117 #ifdef CONFIG_TEGRA_SPI
121 #ifdef CONFIG_MMC_SDHCI_TEGRA
125 /* Init is handled automatically in the driver-model case */
126 #if defined(CONFIG_DM_VIDEO)
129 /* boot param addr */
130 gd->bd->bi_boot_params = (NV_PA_SDRAM_BASE + 0x100);
134 #ifdef CONFIG_SYS_I2C_TEGRA
135 # ifdef CONFIG_TEGRA_PMU
136 if (pmu_set_nominal())
137 debug("Failed to select nominal voltages\n");
138 # ifdef CONFIG_TEGRA_CLOCK_SCALING
139 err = board_emc_init();
141 debug("Memory controller init failed: %d\n", err);
143 # endif /* CONFIG_TEGRA_PMU */
144 #endif /* CONFIG_SYS_I2C_TEGRA */
146 #ifdef CONFIG_USB_EHCI_TEGRA
150 #if defined(CONFIG_DM_VIDEO)
151 board_id = tegra_board_id();
152 err = tegra_lcd_pmic_init(board_id);
154 debug("Failed to set up LCD PMIC\n");
159 #ifdef CONFIG_TEGRA_NAND
163 tegra_xusb_padctl_init();
165 #ifdef CONFIG_TEGRA_LP0
166 /* save Sdram params to PMC 2, 4, and 24 for WB0 */
167 warmboot_save_sdram_params();
169 /* prepare the WB code to LP0 location */
170 warmboot_prepare_code(TEGRA_LP0_ADDR, TEGRA_LP0_SIZE);
172 return nvidia_board_init();
175 #ifdef CONFIG_BOARD_EARLY_INIT_F
176 static void __gpio_early_init(void)
180 void gpio_early_init(void) __attribute__((weak, alias("__gpio_early_init")));
182 int board_early_init_f(void)
184 if (!clock_early_init_done())
187 #if defined(CONFIG_TEGRA_DISCONNECT_UDC_ON_BOOT)
188 #define USBCMD_FS2 (1 << 15)
190 struct usb_ctlr *usbctlr = (struct usb_ctlr *)0x7d000000;
191 writel(USBCMD_FS2, &usbctlr->usb_cmd);
195 /* Do any special system timer/TSC setup */
196 #if defined(CONFIG_TEGRA_SUPPORT_NON_SECURE)
197 if (!tegra_cpu_is_non_secure())
204 /* Initialize periph GPIOs */
206 gpio_early_init_uart();
210 #endif /* EARLY_INIT */
212 int board_late_init(void)
214 #if defined(CONFIG_TEGRA_SUPPORT_NON_SECURE)
215 if (tegra_cpu_is_non_secure()) {
216 printf("CPU is in NS mode\n");
217 env_set("cpu_ns_mode", "1");
219 env_set("cpu_ns_mode", "");
228 * In some SW environments, a memory carve-out exists to house a secure
229 * monitor, a trusted OS, and/or various statically allocated media buffers.
231 * This carveout exists at the highest possible address that is within a
232 * 32-bit physical address space.
234 * This function returns the total size of this carve-out. At present, the
235 * returned value is hard-coded for simplicity. In the future, it may be
236 * possible to determine the carve-out size:
237 * - By querying some run-time information source, such as:
238 * - A structure passed to U-Boot by earlier boot software.
240 * - A call into the secure monitor.
241 * - In the per-board U-Boot configuration header, based on knowledge of the
242 * SW environment that U-Boot is being built for.
244 * For now, we support two configurations in U-Boot:
245 * - 32-bit ports without any form of carve-out.
246 * - 64 bit ports which are assumed to use a carve-out of a conservatively
249 static ulong carveout_size(void)
259 * Determine the amount of usable RAM below 4GiB, taking into account any
260 * carve-out that may be assigned.
262 static ulong usable_ram_size_below_4g(void)
264 ulong total_size_below_4g;
265 ulong usable_size_below_4g;
268 * The total size of RAM below 4GiB is the lesser address of:
269 * (a) 2GiB itself (RAM starts at 2GiB, and 4GiB - 2GiB == 2GiB).
270 * (b) The size RAM physically present in the system.
272 if (gd->ram_size < SZ_2G)
273 total_size_below_4g = gd->ram_size;
275 total_size_below_4g = SZ_2G;
277 /* Calculate usable RAM by subtracting out any carve-out size */
278 usable_size_below_4g = total_size_below_4g - carveout_size();
280 return usable_size_below_4g;
284 * Represent all available RAM in either one or two banks.
286 * The first bank describes any usable RAM below 4GiB.
287 * The second bank describes any RAM above 4GiB.
289 * This split is driven by the following requirements:
290 * - The NVIDIA L4T kernel requires separate entries in the DT /memory/reg
291 * property for memory below and above the 4GiB boundary. The layout of that
292 * DT property is directly driven by the entries in the U-Boot bank array.
293 * - The potential existence of a carve-out at the end of RAM below 4GiB can
294 * only be represented using multiple banks.
296 * Explicitly removing the carve-out RAM from the bank entries makes the RAM
297 * layout a bit more obvious, e.g. when running "bdinfo" at the U-Boot
300 * This does mean that the DT U-Boot passes to the Linux kernel will not
301 * include this RAM in /memory/reg at all. An alternative would be to include
302 * all RAM in the U-Boot banks (and hence DT), and add a /memreserve/ node
303 * into DT to stop the kernel from using the RAM. IIUC, I don't /think/ the
304 * Linux kernel will ever need to access any RAM in* the carve-out via a CPU
305 * mapping, so either way is acceptable.
307 * On 32-bit systems, we never define a bank for RAM above 4GiB, since the
308 * start address of that bank cannot be represented in the 32-bit .size
311 int dram_init_banksize(void)
313 gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;
314 gd->bd->bi_dram[0].size = usable_ram_size_below_4g();
317 gd->pci_ram_top = gd->bd->bi_dram[0].start + gd->bd->bi_dram[0].size;
320 #ifdef CONFIG_PHYS_64BIT
321 if (gd->ram_size > SZ_2G) {
322 gd->bd->bi_dram[1].start = 0x100000000;
323 gd->bd->bi_dram[1].size = gd->ram_size - SZ_2G;
327 gd->bd->bi_dram[1].start = 0;
328 gd->bd->bi_dram[1].size = 0;
335 * Most hardware on 64-bit Tegra is still restricted to DMA to the lower
336 * 32-bits of the physical address space. Cap the maximum usable RAM area
337 * at 4 GiB to avoid DMA buffers from being allocated beyond the 32-bit
338 * boundary that most devices can address. Also, don't let U-Boot use any
339 * carve-out, as mentioned above.
341 * This function is called before dram_init_banksize(), so we can't simply
342 * return gd->bd->bi_dram[1].start + gd->bd->bi_dram[1].size.
344 ulong board_get_usable_ram_top(ulong total_size)
346 return CONFIG_SYS_SDRAM_BASE + usable_ram_size_below_4g();