]> git.sur5r.net Git - u-boot/blob - arch/arm/mach-tegra/lowlevel_init.S
arm64: zynqmp: Enable cadence WDT for zcu100
[u-boot] / arch / arm / mach-tegra / lowlevel_init.S
1 /* SPDX-License-Identifier: GPL-2.0+ */
2 /*
3  * SoC-specific setup info
4  *
5  * (C) Copyright 2010,2011
6  * NVIDIA Corporation <www.nvidia.com>
7  */
8
9 #include <config.h>
10 #include <linux/linkage.h>
11
12 #ifdef CONFIG_ARM64
13         .align  5
14 ENTRY(reset_cpu)
15         /* get address for global reset register */
16         ldr     x1, =PRM_RSTCTRL
17         ldr     w3, [x1]
18         /* force reset */
19         orr     w3, w3, #0x10
20         str     w3, [x1]
21         mov     w0, w0
22 1:
23         b       1b
24 ENDPROC(reset_cpu)
25 #else
26         .align  5
27 ENTRY(reset_cpu)
28         ldr     r1, rstctl                      @ get addr for global reset
29                                                 @ reg
30         ldr     r3, [r1]
31         orr     r3, r3, #0x10
32         str     r3, [r1]                        @ force reset
33         mov     r0, r0
34 _loop_forever:
35         b       _loop_forever
36 rstctl:
37         .word   PRM_RSTCTRL
38 ENDPROC(reset_cpu)
39 #endif